DataSheet8.cn


PDF ( 数据手册 , 数据表 ) 8T49N241

零件编号 8T49N241
描述 NG Universal Frequency Translator
制造商 Integrated Device Technology
LOGO Integrated Device Technology LOGO 


1 Page

No Preview Available !

8T49N241 数据手册, 描述, 功能
FemtoClock® NG Universal Frequency
Translator
8T49N241
Datasheet
General Description
The 8T49N241 has one fractional-feedback PLL that can be used as
a jitter attenuator and frequency translator. It is equipped with one
integer and three fractional output dividers, allowing the generation
of up to four different output frequencies, ranging from 8kHz to 1GHz.
These frequencies are completely independent of each other, the
input reference frequencies and the crystal reference frequency. The
device places virtually no constraints on input to output frequency
conversion, supporting all FEC rates, including the new revision of
ITU-T Recommendation G.709 (2009), most with 0ppm conversion
error. The outputs may select among LVPECL, LVDS, HCSL or
LVCMOS output levels.
This makes it ideal to be used in any frequency synthesis application,
including 1G, 10G, 40G and 100G Synchronous Ethernet, OTN, and
SONET/SDH, including ITU-T G.709 (2009) FEC rates.
The 8T49N241 accepts up to two differential or single-ended input
clocks and a fundamental-mode crystal input. The internal PLL can
lock to either of the input reference clocks or just to the crystal to
behave as a frequency synthesizer. The PLL can use the second
input for redundant backup of the primary input reference, but in this
case, both input clock references must be related in frequency.
The device supports hitless reference switching between input
clocks. The device monitors both input clocks for Loss of Signal
(LOS), and generates an alarm when an input clock failure is
detected. Automatic and manual hitless reference switching options
are supported. LOS behavior can be set to support gapped or
un-gapped clocks.
The 8T49N241 supports holdover. The holdover has an initial
accuracy of ±50ppB from the point where the loss of all applicable
input reference(s) has been detected. It maintains a historical
average operating point for the PLL that may be returned to in
holdover at a limited phase slope.
The PLL has a register-selectable loop bandwidth from 0.2Hz to
6.4kHz.
The device supports Output Enable & Clock Select inputs and Lock,
Holdover & LOS status outputs.
The device is programmable through an I2C interface. It also
supports I2C master capability to allow the register configuration to
be read from an external EEPROM.
Programming with IDT’s Timing Commander software is
recommended for optimal device performance. Factory
pre-programmed devices are also available.
Applications
• OTN or SONET / SDH equipment
• Gigabit and Terabit IP switches / routers including Synchronous
Ethernet
• Video broadcast
Features
• Supports SDH/SONET and Synchronous Ethernet clocks including
all FEC rate conversions
• 0.35ps RMS Typical Jitter (including spurs): 12kHz to 20MHz
• Operating Modes: Synthesizer, Jitter Attenuator
• Operates from a 10MHz to 50MHz fundamental-mode crystal or a
10MHz to 125MHz external oscillator
• Initial holdover accuracy of +50ppb.
• Accepts up to 2 LVPECL, LVDS, LVHSTL or LVCMOS input clocks
• Accepts frequencies ranging from 8kHz to 875MHz
• Auto and manual clock selection with hitless switching
• Clock input monitoring including support for gapped clocks
• Phase-slope limiting and fully hitless switching options to control
output clock phase transients
• Generates four LVPECL / LVDS / HCSL or eight LVCMOS output
clocks
• Output frequencies ranging from 8kHz up to 1.0GHz
(differential)
• Output frequencies ranging from 8kHz to 250MHz (LVCMOS)
• One integer divider ranging from ÷4 to ÷786,420
• Three fractional output dividers (see Section, “Output Dividers”)
• Programmable loop bandwidth settings from 0.2Hz to 6.4kHz
• Optional fast-lock function
• Four General Purpose I/O pins with optional support for status &
control:
• Two Output Enable control inputs provide control over the four
clocks
• Manual clock selection control input
• Lock, Holdover and Loss-of-Signal alarm outputs
• Open-drain Interrupt pin
• Register programmable through I2C or via external I2C EEPROM
• Full 2.5V or 3.3V supply modes, 1.8V support for LVCMOS outputs,
GPIO and control pins
• -40°C to 85°C ambient operating temperature
• Package: 40QFN, lead-free (RoHS 6)
©2016 Integrated Device Technology, Inc.
1
REVISION 6, October 31, 2016







8T49N241 pdf, 数据表
8T49N241 Datasheet
Inputs do not support transmission of spread-spectrum clocking
sources. Since this family is intended for high-performance
applications, it will assume input reference sources to have stabilities
of +100ppm or better, except where gapped clock inputs are used.
If the PLL is working in automatic mode, then one of the input
reference sources is assigned as the higher priority. At power-up or
if the currently selected input reference fails, the PLL will switch to the
highest priority input reference that is valid at that time (see Section,
“Input Clock Monitor” for details).
Automatic mode has two sub-options: revertive or non-revertive. In
revertive mode, the PLL will switch to a reference with a higher
priority setting whenever one becomes valid. In non-revertive mode
the PLL remains with the currently selected source as long as it
remains valid.
The clock input selection is based on the input clock priority set by
the Clock Input Priority control bit.
Input Clock Monitor
Each clock input is monitored for Loss of Signal (LOS). If no activity
has been detected on the clock input within a user-selectable time
period then the clock input is considered to be failed and an internal
Loss-of-Signal status flag is set, which may cause an input
switchover depending on other settings. The user-selectable time
period has sufficient range to allow a gapped clock missing many
consecutive edges to be considered a valid input.
User-selection of the clock monitor time-period is based on a counter
driven by a monitor clock. The monitor clock is fixed at the frequency
of the PLL’s VCO divided by 8. With a VCO range of 3GHz - 4GHz,
the monitor clock has a frequency range of 375MHz to 500MHz.
The monitor logic for each input reference will count the number of
monitor clock edges indicated in the appropriate Monitor Control
register. If an edge is received on the input reference being
monitored, then the count resets and begins again. If the target edge
count is reached before an input reference edge is received, then an
internal soft alarm is raised and the count re-starts. During the soft
alarm period, the PLL tracking will not be adjusted. If an input
reference edge is received before the count expires for the second
time, then the soft alarm status is cleared and the PLL will resume
adjustments. If the count expires again without any input reference
edge being received, then a Loss-of-Signal alarm is declared.
It is expected that for normal (non-gapped) clock operation, users will
set the monitor clock count for each input reference to be slightly
longer than the nominal period of that input reference. A margin of
2-3 monitor clock periods should give a reasonably quick reaction
time and yet prevent false alarms.
For gapped clock operation, the user will set the monitor clock count
to a few monitor clock periods longer than the longest expected clock
gap period. The monitor count registers support 17-bit count values,
which will support at least a gap length of two clock periods for any
supported input reference frequency, with longer gaps being
supported for faster input reference frequencies. Since gapped
clocks usually occur on input reference frequencies above 100MHz,
gap lengths of thousands of periods can be supported.
Using this configuration for a gapped clock, the PLL will continue to
adjust while the normally expected gap is present, but will freeze
once the expected gap length has been exceeded and alarm after
twice the normal gap length has passed.
Once a LOS on any of the input clocks is detected, the appropriate
internal LOS alarm will be asserted and it will remain asserted until
that input clock returns and is validated. Validation occurs once 8
rising edges have been received on that input reference. If another
error condition on the same input clock is detected during the
validation time then the alarm remains asserted and the validation
period starts over.
Each LOS flag may also be reflected on one of the GPIO[3:0]
outputs. Changes in status of any reference can also generate an
interrupt if not masked.
Holdover
The 8T49N241 supports a small initial holdover frequency offset in
non-gapped clock mode. When the input clock monitor is set to
support gapped clock operation, this initial holdover frequency offset
is indeterminate since the desired behavior with gapped clocks is for
the PLL to continue to adjust itself even if clock edges are missing. In
gapped clock mode, the PLL will not enter holdover until the input is
missing for two LOS monitor periods.
The holdover performance characteristics of a clock are referred as
its accuracy and stability, and are characterized in terms of the
fractional frequency offset. The 8T49N241 can only control the initial
frequency accuracy. Longer-term accuracy and stability are
determined by the accuracy and stability of the external oscillator.
When the PLL loses all valid input references, it will enter the
holdover state. In fast average mode, the PLL will initially maintain its
most recent frequency offset setting and then transition at a rate
dictated by its selected phase-slope limit setting to a frequency offset
setting that is based on historical settings. This behavior is intended
to compensate for any frequency drift that may have occurred on the
input reference before it was detected to be lost.
The historical holdover value will have three options:
• Return to center of tuning range within the VCO band
• Instantaneous mode - the holdover frequency will use the DPLL
current frequency 100msec before it entered holdover. The
accuracy is shown in the AC Characteristics Table, Table 11.
• Fast average mode - an internal IIR (Infinite Impulse Response)
filter is employed to get the frequency offset. The IIR filter gives a
3dB attenuation point corresponding to nominal a period of 20
minutes. The accuracy is shown in the AC Characteristics Table,
Table 11.
©2016 Integrated Device Technology, Inc.
8
Revision 6, October 31, 2016







8T49N241 equivalent, schematic
8T49N241 Datasheet
Table 7A. Startup Control Register Bit Field Locations and Descriptions
Startup Control Register Block Field Locations
Address (Hex)
D7
D6
D5 D4 D3 D2
0000
EEP_RTY[4:0]
Rsvd
0001
EEP_A15
EEP_ADDR[6:0]
D1
nBOOT_OTP
D0
nBOOT_EEP
Startup Control Register Block Field Descriptions
Bit Field Name
EEP_RTY[4:0]
Field Type
R/W
Default Value Description
Select number of times arbitration for the I2C bus to read the serial EEPROM will be
1h
retried before being aborted. Note that this number does not include the original try.
nBOOT_OTP
R/W
NOTE1
Internal One-Time Programmable (OTP) memory usage on power-up:
0 = Load power-up configuration from OTP
1 = Only load 1st eight bytes from OTP
nBOOT_EEP
EEP_A15
EEP_ADDR[6:0]
R/W
R/W
R/W
NOTE1
NOTE1
NOTE1
External EEPROM usage on power-up:
0 = Load power-up configuration from external serial EEPROM (overwrites OTP
values)
1 = Don’t use external EEPROM
Serial EEPROM supports 15-bit addressing mode (multiple pages).
I2C base address for serial EEPROM.
Rsvd R/W - Reserved. Always write 0 to this bit location. Read values are not defined.
NOTE 1: These values are specific to the device configuration and can be customized when ordering. Please refer to the FemtoClock® NG
Universal Frequency Translator Ordering Product Information guide or custom datasheet addendum for more details.
Table 7B. Device ID Control Register Bit Field Locations and Descriptions
Device ID Register Control Block Field Locations
Address (Hex)
D7
D6
D5
D4
D3
0002
REV_ID[3:0]
0003
DEV_ID[11:4]
0004
DEV_ID[3:0]
0005
DASH_CODE [6:0]
D2 D1
DEV_ID[15:12]
DASH_CODE [10:7]
D0
1
Device ID Control Register Block Field Descriptions
Bit Field Name Field Type Default Value Description
REV_ID[3:0]
R/W
0h Device revision.
DEV_ID[15:0]
R/W
0606h Device ID code.
DASH CODE [10:0]
R/W
NOTE1
Device Dash code.
Decimal value assigned by IDT to identify the configuration loaded at the factory.
May be over-written by users at any time.
NOTE 1: These values are specific to the device configuration and can be customized when ordering. Please refer to the FemtoClock® NG
Universal Frequency Translator Ordering Product Information guide or custom datasheet addendum for more details.
©2016 Integrated Device Technology, Inc.
16
Revision 6, October 31, 2016










页数 30 页
下载[ 8T49N241.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
8T49N241NG Universal Frequency TranslatorIntegrated Device Technology
Integrated Device Technology
8T49N242NG Universal Frequency TranslatorIntegrated Device Technology
Integrated Device Technology

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap