DataSheet8.cn


PDF ( 数据手册 , 数据表 ) A31S

零件编号 A31S
描述 quad-core phablet processor
制造商 Allwinner Technology
LOGO Allwinner Technology LOGO 


1 Page

No Preview Available !

A31S 数据手册, 描述, 功能
A31s
Datasheet
Revision 1.4
Feb 14, 2014
Copyright © 2014 Allwinner Technology. All Rights Reserved.







A31S pdf, 数据表
ANALOG AUDIO INPUT
Support two audio ADC channels
- 96dBA SNR for ADC recording
- 8KHz~ 48KHz ADC sample rate
Analog low-power loop from line-in/mic-in/
phone-in to headphone/speaker/ earpiece outputs
Accessory button press detection
Four analog audio inputs
- Two differential microphone inputs
- Differential phone-in input
- Stereo line-in input
Support low-noise digital MIC interface
Flexible digital audio process for ADC
- High pass filter and low latency decimation filter
for class voice
- Automatic gain control (AGC)
ANALOG AUDIO OUTPUT
Two-channel audio DAC
Stereo capless headphone drivers
- Up to 100dBA SNR for DAC playback
- 8KHz~192KHz DAC sample rate
Support analog/digital volume control
Two low-noise analog microphone bias
Dedicated headphone/speaker/earpiece outputs,
single-ended or differential
Support differential phone-out
Support two mixers for different applications
- Output mixer for LINEINL/R, PHONEP/N,
MIC1P/N, MIC2P/N and stereo DAC output
- ADC record mixer for LINEINL/R, PHONEP/N,
MIC1P/N, MIC2P/N, stereo DAC output
Flexible digital audio process for DAC
- Pop suppression control
- Individual high pass filter/De-emphasis filter
- Support EQ equalization
- Soft volume control and soft mute
CONNECTIVITY
USB2.0 DRD
- Support High-Speed (HS, 480-Mbps), Full-Speed
(FS, 12-Mbps), and Low-Speed (LS, 1.5-Mbps)
in Host mode
- Support High-Speed (HS, 480-Mbps), Full-Speed
(FS, 12-Mbps) in Device mode
- Support up to 10 user-configurable endpoints for
bulk , isochronous, control and interrupt
bi-directional transfers
USB EHCI/OHCI
- Two EHCI/OHCI-compliant Hosts
LRADC
- Support sample rate up to 250Hz
- Up to 6-bit resolution
- Support 0V ~2V voltage input
Digital Audio Interface
- Comply to industry standard I2S/PCM
specification
- Two sets I2S/PCM interfaces for baseband and
Bluetooth
- Support Master/Slave mode and full-duplex
operation
- Support 8KHz ~192KHz audio sample rate
- Support MCLK output for CODEC chips
- Support standard I2S, left-justified, right-justified,
8/16-bit linear sample, 8-bit u-law and a-law
companded sample
PWM
- 4 PWM outputs
- Support cycle mode and pulse mode
- The pre-scale ranges from 1 to 64
Transport Stream
- Support both SPI and SSI
- Support 64 channels PID filter
- Support hardware PCR packet detection
- Speed up to 150Mbps for both SPI and SSI
interface
EMAC
- Comply to IEEE 802.3-2002 standard
- Options for automatic Pad/CRC stripping on rec
eive frames
- Programmable frame length to support standard
or Jumbo Ethernet frames with size up to 16KB
- Support 10/100/1000-Mbps transfer rates
- IEEE 802.3-compliant GMII/MII interface to com
municate with an external Gigabit/Fast Ethernet
PHY
- Support 10/100/1000-Mbps data transfer rates R
GMII interface to communicate with an external
Giga bit PHY
CIR
- A flexible receiver for IR remote controller
UART
- Comply to industry-standard 16450/16550 UART
specification
- Support 16-bit programmable baud rate and
dynamic modification
- Support 2-wire serial communication
- Support 4-wire auto data flow communication
- Support 8-wire modem(data carrier equipment,
DCE) or data set
- Support up to 6 UART controllers
SPI
- Master/Slave configurable
- Up to 4 independent SPI controllers
A31s Datasheet (Revision1.4)
Copyright © 2013 Allwinner Technology. All Rights Reserved.
Page 8







A31S equivalent, schematic
Ball#
U21
AB20
W21
U20
Y20
U19
Y19
W20
V20
GPIO M7
R19
R18
R20
T18
R21
T20
T19
T21
U18
System Control
E10
E11,D11
G9,G10
W19
U22
HDMI
AA12
AB12
AA13
Y12
AA14
Y14
AB11
AA11
U17
AB14
Y13
Y11
USB
Y21
Y22
AA21
Pin Name1
PL0
PL1
PL2
PL3
PL4
PL5
PL6
PL7
PL8
Default
Function2
GPIO
GPIO
GPIO
GPIO
GPIO
GPIO
GPIO
GPIO
GPIO
Type3
Default
IO State4
Default
Buffer
Pull Up/Down5 Strength6 (mA)
Power Supply
I/O DIS
Pull-up
20
I/O DIS
Pull-up
20
I/O DIS
Z
20
I/O DIS
Z
20
I/O DIS
Z
20 VCC-RTC
I/O DIS
Z
20
I/O DIS
Z
20
I/O DIS
Z
20
I/O DIS
Z
20
PM0
GPIO
I/O DIS
PM1
GPIO
I/O DIS
PM2
GPIO
I/O DIS
PM3
GPIO
I/O DIS
PM4
GPIO
I/O DIS
PM5
GPIO
I/O DIS
PM6
GPIO
I/O DIS
PM7
GPIO
I/O DIS
VCC-PM
POWER
P
-
Z
Z
Z
Z
Z
Z
Z
Z
-
20
20
20
20
20 VCC-PM
20
20
20
-
UBOOT
-
I - Pull-up
-
VCC_PH
JTAG_SEL
-
I - Pull-up
-
VCC_PH
BOOT_SEL
-
I - Pull-up
-
VCC_PH
NMI
- II
Z
- VCC_RTC
RESET
-
II
Z
- VCC_RTC
HTX0P
HTX0N
HTX1P
HTX1N
HTX2P
HTX2N
HTXCP
HTXCN
VCC-HDMI
HSCL
HSDA
HHPD
-
-
-
-
-
-
-
-
-
-
-
-
A-
A-
A-
A-
A-
A-
A-
A-
P-
A-
A-
A-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
VCC-HDMI
-
-
-
-
-
-
DM0
DP0
DM1
- A-
- A-
- A-
-
-
-
-
- VCC-USB
-
A31s Datasheet (Revision1.4)
Copyright © 2014 Allwinner Technology. All Rights Reserved.
Page 16










页数 30 页
下载[ A31S.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
A31highly integrated mobile application processorAllwinner Technology
Allwinner Technology
A31-110 TO 2000 MHz CECASCADABLE AMPLIFIERTyco Electronics
Tyco Electronics
A310TriodePhilips
Philips
A31101APTA31101Toshiba Semiconductor
Toshiba Semiconductor

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap