|
|
零件编号 | JE400D3HC2N | ||
描述 | TFT LCD Module | ||
制造商 | Sakai Display | ||
LOGO | |||
1 Page
PREPARED BY: DATE
APPROVED BY: DATE
LIQUID CRYSTAL DISPLAY GROUP
Sakai Display Products Corporation
SPECIFICATION
SPEC No. LD-K24Z07
FILE No.
ISSUE : Dec, 20, 2012
PAGE :
MODEL No.
DDEEVVICICEESSPPEECCIIFFIICCAATTIIOONNFFOORR
TFT-LCD Open Cell
JE400D3HC2N
CUSTOMER'S APPROVAL
DATE
BY
PRESENTED
BY
K.Kobayashi
Center General Manager
Technology Center
Liquid Crystal Display Business Group
Sakai Display Products Corporation
Sakai Display Products Corporation
4.2 Interface block diagram
INPUT SIGNALS
SELLVDS
AIN0- AIN0+
AIN1- AIN1+
AIN2- AIN2+
AIN3- AIN3+
AIN4- AIN4+
ACK- ACK+
BIN0- BIN0+
BIN1- BIN1+
BIN2- BIN2+
BIN3- BIN3+
BIN4- BIN4+
BCK- BCK+
POWER SUPPLY
+12V DC
LCD PANEL
1920×3(RGB)×1080
SOURCE DRIVER
SOURCE PWB
SOURCE PWB
Signals &
Power Supply
Signals &
Power Supply
C-PWB
CN4 CN1
LD-K24Z07-6
INPUT SIGNALS
I2C SDA
I2C SCL
Fig.2 Interface block diagram
4.3 Display position of data
B1 G1 R1 B2 G2 R2
(1,1) (1,2)
1,1 1,2 1,3
2,1 2,2
3,1
BGR
1,1920
1080,1920
1080,1
S-PWB
S-PWB
[Note] You should assemble Open-Cell for S-PWBs to be located at the downside of your TV set.
7.2 LVDS signal characteristics
CLK-
Voc
CLK+
Voc
Data x-
Data x+
CLK-
CLK+
Data x-
Data x+
Voc
Voc
Vdiff=0
tCLK
tpd0 tpd1
tpd2
tpd3
tpd4
tpd5
tpd6
LD-K24Z07-14
Vdiff=0 Vod
Vod
The item
Differential voltage
Common mode voltage
LVDS clock period
Delay time, CLK rising
edge to serial bit position 0
Delay time, CLK rising
edge to serial bit position 1
Delay time, CLK rising
edge to serial bit position 2
Data Delay time, CLK rising
position edge to serial bit position 3
Delay time, CLK rising
edge to serial bit position 4
Delay time, CLK rising
edge to serial bit position 5
Delay time, CLK rising
edge to serial bit position 6
Symbol
Vod
Voc
tCLK
tpd0
tpd1
tpd2
tpd3
tpd4
tpd5
tpd6
min.
200
600
12.35
-0.25
1*tCLK/7-0.25
2* tCLK /7-0.25
3* tCLK /7-0.25
4* tCLK /7-0.25
5* tCLK /7-0.25
6* tCLK 7-0.25
typ.
400
1200
13.50
0
1* tCLK /7
2* tCLK /7
3* tCLK /7
4* tCLK /7
5* tCLK /7
6* tCLK /7
max.
600
1800
13.69
0.25
1* tCLK /7+0.25
2* tCLK /7+0.25
3* tCLK /7+0.25
4* tCLK /7+0.25
5* tCLK /7+0.25
6* tCLK /7+0.25
unit
mV
ns
|
|||
页数 | 25 页 | ||
下载 | [ JE400D3HC2N.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
JE400D3HC2N | TFT LCD Module | Sakai Display |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |