|
|
零件编号 | JE600D3LB44 | ||
描述 | TFT LCD Module | ||
制造商 | Sharp | ||
LOGO | |||
1 Page
LD-K24802A-6
SELLVDS= Low (GND) or OPEN
ACK+,BCK+
CCK+,DCK+
ACK– ,BCK–
CCK– ,DCK–
1 cycle
AIN0+,BIN0+
CIN0+,DIN0+
AIN0–,BIN0–
CIN0–,DIN0–
AIN1+,BIN1+
CIN1+,DIN1+
AIN1–,BIN1–
CIN1–,DIN1–
R1 R0 G0 R5 R4 R3 R2 R1 R0 G0
G2 G1 B1 B0 G5 G4 G3 G2 G1 B1
AIN2+,BIN2+
CIN2+,DIN2+
AIN2–,BIN2–
CIN2–,DIN2–
AIN3+,BIN3+
CIN3+,DIN3+
AIN3–,BIN3–
CIN3–,DIN3–
B3 B6 DE NA NA B5 B4 B3 B2 DE
R7 R6 NA B7 B6 G7 G6 R7 R6 NA
AIN4+,BIN4+
CIN4+,DIN4+
AIN4–,BIN4–
CIN4–,DIN4–
R9 R8 NA B9 B8 G9 G8 R9 R8 NA
SELLVDS= High (3.3V)
ACK+,BCK+
CCK+,DCK+
ACK– ,BCK–
CCK– ,DCK–
1 cycle
AIN0+,BIN0+
CIN0+,DIN0+
AIN0–,BIN0–
CIN0–,DIN0–
R5 R4 G4
R9 R8 R7 R6 R5 R4 G4
AIN1+,BIN1+
CIN1+,DIN1+
AIN1–,BIN1–
CIN1–,DIN1–
G6 G5 B5
B4 G9 G8 G7 G6 G5 B5
AIN2+,BIN2+
CIN2+,DIN2+
AIN2–,BIN2–
CIN2–,DIN2–
B7 B6 DE NA NA B9 B8 B7 B6 DE
AIN3+,BIN3+
CIN3+,DIN3+
AIN3–,BIN3–
CIN3–,DIN3–
R3 R2 NA B3 B2 G3 G2 R3 R2 NA
AIN4+,BIN4+
CIN4+,DIN4+
AIN4–,BIN4–
CIN4–,DIN4–
R1 R0 NA B1 B0 G1 G0 R1 R0 NA
DE: Display Enable, NA: Not Available (Fixed Low)
SHARP Confidential
7-2 Input data signal and display position on the screen
R1 G1 B1 R2 G2 B2 R1 G1 B1 R2 G2 B2
(1、1) (1,2) (1、3) (1,4)
LD-K24802A-14
1・1 1・2 1・3 1・4
2・1 2・2
3・1
RGB
1・1920
1080・1920
1080・1
Display position of Dat (V,H)
7-3. LVDS signal characteristics
CLK-
CLK+
Vdiff = 0V
tCLK
RINx-
RINx+
tpd0
tpd1
tpd2
tpd3
tpd4
tpd5
tpd6
Vdiff = 0V
Condition: Spread spectrum setting should be set within following range.
Deviations of ±3.0% center spread, and 20~80KHz triangular modulation
Data
position
The item
Symbol
min.
Delay time, CLK rising edge to
serial bit position 0
tpd0
-0.35
Delay time, CLK rising edge to
serial bit position 1
tpd1
1*tCLK/7-0.35
Delay time, CLK rising edge to
serial bit position 2
tpd2
2* tCLK /7-0.35
Delay time, CLK rising edge to
serial bit position 3
tpd3
3* tCLK /7-0.35
Delay time, CLK rising edge to
serial bit position 4
tpd4
4* tCLK /7-0.35
Delay time, CLK rising edge to
serial bit position 5
tpd5
5* tCLK /7-0.35
Delay time, CLK rising edge to
serial bit position 6
tpd6
6* tCLK 7-0.35
SHARP Confidential
typ.
0
1* tCLK /7
2* tCLK /7
3* tCLK /7
4* tCLK /7
5* tCLK /7
6* tCLK /7
max.
0.35
1* tCLK /7+0.35
2* tCLK /7+0.35
3* tCLK /7+0.35
4* tCLK /7+0.35
5* tCLK /7+0.35
6* tCLK /7+0.35
unit
ns
|
|||
页数 | 25 页 | ||
下载 | [ JE600D3LB44.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
JE600D3LB44 | TFT LCD Module | Sharp |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |