DataSheet8.cn


PDF ( 数据手册 , 数据表 ) K4B1G0846G-BCK0

零件编号 K4B1G0846G-BCK0
描述 1Gb G-die DDR3 SDRAM
制造商 Samsung
LOGO Samsung LOGO 


1 Page

No Preview Available !

K4B1G0846G-BCK0 数据手册, 描述, 功能
Rev. 1.1, Aug. 2011
K4B1G0446G
K4B1G0846G
1Gb G-die DDR3 SDRAM
78FBGA with Lead-Free & Halogen-Free
(RoHS compliant)
datasheet
SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND
SPECIFICATIONS WITHOUT NOTICE.
Products and specifications discussed herein are for reference purposes only. All information discussed
herein is provided on an "AS IS" basis, without warranties of any kind.
This document and all information discussed herein remain the sole and exclusive property of Samsung
Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property
right is granted by one party to the other party under this document, by implication, estoppel or other-
wise.
Samsung products are not intended for use in life support, critical care, medical, safety equipment, or
similar applications where product failure could result in loss of life or personal or physical harm, or any
military or defense application, or any governmental procurement to which special terms or provisions
may apply.
For updates or additional information about Samsung products, contact your nearest Samsung office.
All brand names, trademarks and registered trademarks belong to their respective owners.
2011 Samsung Electronics Co., Ltd. All rights reserved.
-1-







K4B1G0846G-BCK0 pdf, 数据表
K4B1G0446G
K4B1G0846G
datasheet
Rev. 1.1
DDR3 SDRAM
3.3 FBGA Package Dimension (x4/x8)
Units : Millimeters
(Datum A)
7.50 ± 0.10
0.80 x 8 = 6.40
0.80 1.60
3.20
987654321
A
#A1 INDEX MARK
B
(Datum B)
A
B
C
D
E
F
G
H
J
K
L
M
N
78 - 0.48 Solder ball
(Post Reflow 0.50 ± 0.05)
0.2 M A B
(0.30)
(0.60)
MOLDING AREA
BOTTOM VIEW
#A1 7.50 ± 0.10
TOP VIEW
-8-
0.37 ± 0.05
1.10 ± 0.10







K4B1G0846G-BCK0 equivalent, schematic
K4B1G0446G
K4B1G0846G
datasheet
Rev. 1.1
DDR3 SDRAM
8.4 Differential Input Cross Point Voltage
To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input
signals (CK, CK and DQS, DQS) must meet the requirements in below table. The differential input cross point voltage VIX is measured from the actual
cross point of true and complement signal to the mid level between of VDD and VSS.
VDD
CK, DQS
VIX
VIX VIX
VDD/2
CK, DQS
Figure 4. VIX Definition
VSS
[ Table 12 ] Cross point voltage for differential input signals (CK, DQS)
Symbol
Parameter
DDR3-800/1066/1333/1600/1866
Min Max
Unit NOTE
VIX Differential Input Cross Point Voltage relative to VDD/2 for CK,CK
-150
-175
150 mV 2
175 mV 1
VIX Differential Input Cross Point Voltage relative to VDD/2 for DQS,DQS
-150
150 mV 2
NOTE :
1. Extended range for VIX is only allowed for clock and if single-ended clock input signals CKand CK are monotonic, have a single-ended swing VSEL / VSEH of at least VDD/2
±250 mV, and the differential slew rate of CK-CK is larger than 3 V/ ns. Refer to Table 11 on page 15 for VSEL and VSEH standard values.
2. The relation between VIX Min/Max and VSEL/VSEH should satisfy following.
(VDD/2) + VIX(Min) - VSEL 25mV
VSEH - ((VDD/2) + VIX(Max)) 25mV
8.5 Slew rate definition for Differential Input Signals
See 14.3 “Address/Command Setup, Hold and Derating :” on page 48 for single-ended slew rate definitions for address and command signals.
See 14.4 “Data Setup, Hold and Slew Rate Derating :” on page 54 for single-ended slew rate definitions for data signals.
8.6 Slew rate definitions for Differential Input Signals
Input slew rate for differential signals (CK, CK and DQS, DQS) are defined and measured as shown in Table 13 and Figure 5.
[ Table 13 ] Differential input slew rate definition
Description
Differential input slew rate for rising edge (CK-CK and DQS-DQS)
Measured
From
To
VILdiffmax
VIHdiffmin
Differential input slew rate for falling edge (CK-CK and DQS-DQS)
VIHdiffmin
NOTE :
The differential signal (i.e. CK - CK and DQS - DQS) must be linear between these thresholds.
VILdiffmax
Defined by
VIHdiffmin - VILdiffmax
Delta TRdiff
VIHdiffmin - VILdiffmax
Delta TFdiff
VIHdiffmin
0
VILdiffmax
delta TFdiff
delta TRdiff
Figure 5. Differential Input Slew Rate definition for DQS, DQS, and CK, CK
- 16 -










页数 64 页
下载[ K4B1G0846G-BCK0.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
K4B1G0846G-BCK01Gb G-die DDR3 SDRAMSamsung
Samsung

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap