|
|
零件编号 | VN0109 | ||
描述 | N-Channel Enhancement-Mode Vertical DMOS FET | ||
制造商 | Supertex Inc | ||
LOGO | |||
1 Page
Supertex inc.
VN0109
N-Channel Enhancement-Mode
Vertical DMOS FET
Features
►► Free from secondary breakdown
►► Low power drive requirement
►► Ease of paralleling
►► Low CISS and fast switching speeds
►► Excellent thermal stability
►► Integral source-drain diode
►► High input impedance and high gain
Applications
►► Motor controls
►► Converters
►► Amplifiers
►► Switches
►► Power supply circuits
►► Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
General Description
This enhancement-mode (normally-off) transistor utilizes
a vertical DMOS structure and Supertex’s well-proven,
silicon-gate manufacturing process. This combination
produces a device with the power handling capabilities
of bipolar transistors and the high input impedance and
positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
Ordering Information
Part Number
Package Option
VN0109N3-G
TO-92
VN0109N3-G P002
Packing
1000/Bag
Product Summary
BVDSS/BVDGS
RDS(ON)
(max)
90V 3.0Ω
IDSS
(min)
2.0A
VN0109N3-G P003
VN0109N3-G P005
TO-92
2000/Reel Pin Configuration
VN0109N3-G P013
VN0109N3-G P014
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
Absolute Maximum Ratings
SOURCE
DRAIN
Parameter
Value
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±20V
Operating and storage temperature
-55OC to +150OC
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
GATE
TO-92
Product Marking
SiVN YY = Year Sealed
0 1 0 9 WW = Week Sealed
YYWW
= “Green” Packaging
Typical Thermal Resistance
Package
θja
TO-92
132OC/W
Package may or may not include the following marks: Si or
TO-92
Doc.# DSFP-VN0109
C081913
Supertex inc.
www.supertex.com
|
|||
页数 | 5 页 | ||
下载 | [ VN0109.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
VN0104 | N-Channel Enhancement-Mode Vertical DMOS FET | Supertex |
VN0104N2 | N-Channel Enhancement-Mode Vertical DMOS Power FET | New Jersey Semiconductor |
VN0104N3 | N-Channel Enhancement-Mode Vertical DMOS Power FET | New Jersey Semiconductor |
VN0104N5 | N-Channel Enhancement-Mode Vertical DMOS Power FET | New Jersey Semiconductor |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |