|
|
零件编号 | K60P144M100SF2 | ||
描述 | K60 Sub-Family | ||
制造商 | Freescale Semiconductor | ||
LOGO | |||
1 Page
Freescale Semiconductor
Data Sheet: Product Preview
Document Number: K60P144M100SF2
Rev. 1, 11/2010
K60 Sub-Family Data Sheet
Supports the following:
MK60N256VLQ100,
MK60X256VLQ100,
MK60N512VLQ100,
MK60N256VMD100,
MK60X256VMD100,
MK60N512VMD100
Features
• Operating Characteristics
– Voltage range: 1.71 to 3.6 V
– Flash write voltage range: 1.71 to 3.6 V
– Temperature range (ambient): -40 to 105°C
• Performance
– Up to 100 MHz ARM Cortex-M4 core with DSP
instructions delivering 1.25 Dhrystone MIPS per
MHz
• Memories and memory interfaces
– Up to 512 KB program flash memory on non-
FlexMemory devices
– Up to 256 KB program flash memory on
FlexMemory devices
– Up to 256 KB FlexNVM on FlexMemory devices
– 4 KB FlexRAM on FlexMemory devices
– Up to 128 KB RAM
– Serial programming interface (EzPort)
– FlexBus external bus interface
• Clocks
– 1 to 32 MHz crystal oscillator
– 32 kHz crystal oscillator
– Multi-purpose clock generator
• System peripherals
– 10 low-power modes to provide power optimization
based on application requirements
– Memory protection unit with multi-master
protection
www.Da–taS1h6e-ecth4aUn.ncoeml DMA controller, supporting up to 64
request sources
– External watchdog monitor
– Software watchdog
– Low-leakage wakeup unit
K60P144M100SF2
• Security and integrity modules
– Hardware CRC module to support fast cyclic
redundancy checks
– Hardware random-number generator
– Hardware encryption supporting DES, 3DES, AES,
MD5, SHA-1, and SHA-256 algorithms
– 128-bit unique identification (ID) number per chip
• Human-machine interface
– Low-power hardware touch sensor interface (TSI)
– General-purpose input/output
• Analog modules
– 16-bit SAR ADC with PGA (x64)
– 12-bit DAC
– Analog comparator (CMP) containing a 6-bit DAC
and programmable reference input
– Voltage reference
• Timers
– Programmable delay block
– Eight-channel motor control/general purpose/PWM
timers
– Two-channel quadrature decoder/general purpose
timers
– IEEE 1588 timers
– Periodic interrupt timers
– 16-bit low-power timer
– Carrier modulator transmitter
– Real-time clock
This document contains information on a product under development. Freescale
reserves the right to change or discontinue this product without notice.
© 2010–2010 Freescale Semiconductor, Inc.
Preliminary
Terminology and guidelines
3.4 Definition: Rating
A rating is a minimum or maximum value of a technical characteristic that, if exceeded,
may cause permanent chip failure:
• Operating ratings apply during operation of the chip.
• Handling ratings apply when the chip is not powered.
3.4.1 Example
This is an example of an operating rating:
Symbol
VDD
Description
1.0 V core supply volt‐
age
–0.3
Min.
Max.
1.2
Unit
V
3.5 Result of exceeding a rating
40
30
20 The likelihood of permanent chip failure increases rapidly as
soon as a characteristic begins to exceed one of its operating ratings.
10
0
Measured characteristic
Operating rating
www.DataSheet4U.com
K60 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
8
Preliminary
Freescale Semiconductor, Inc.
General
5.1.5 Power consumption operating behaviors
Table 5. Power consumption operating behaviors
Symbol
IDD_RUN
Description
Run mode current — all peripheral clocks disa‐
bled, code executing from flash
• @ 1.8V
• @ 3.0V
IDD_RUN
Run mode current — all peripheral clocks ena‐
bled, code executing from flash
• @ 1.8V
• @ 3.0V
IDD_RUN_M
AX
Run mode current — all peripheral clocks ena‐
bled and peripherals active, code executing from
flash
• @ 1.8V
• @ 3.0V
Min.
—
—
—
—
—
—
Typ.
40
42
55
56
85
85
Max.
TBD
TBD
TBD
TBD
TBD
TBD
Unit
mA
mA
mA
mA
mA
mA
Notes
1
2
3
IDD_WAIT Wait mode current at 3.0 V — all peripheral
clocks disabled
IDD_STOP Stop mode current at 3.0 V
IDD_VLPR Very-low-power run mode current at 3.0 V — all
peripheral clocks disabled
IDD_VLPR Very-low-power run mode current at 3.0 V — all
peripheral clocks enabled
IDD_VLPW Very-low-power wait mode current at 3.0 V
IDD_VLPS Very-low-power stop mode current at 3.0 V
IDD_LLS Low leakage stop mode current at 3.0 V
IDD_VLLS3 Very low-leakage stop mode 3 current at 3.0 V
• 128KB RAM devices
• 64KB RAM devices
—
—
—
—
—
—
—
—
—
15
1.4
1.25
TBD
1.05
30
12
8
6
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
mA
mA
mA
mA
mA
μA
μA
μA
μA
4
5
6
7
IDD_VLLS2
IDD_VLLS1
IDD_VBAT
Very low-leakage stop mode 2 current at 3.0 V
Very low-leakage stop mode 1 current at 3.0 V
Average current when CPU is not accessing
RTC registers at 3.0 V
—
—
—
4
TBD
μA
2
TBD
μA
550 TBD nA
1. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode.
All peripheral clocks disabled.
www.D2.ata1S0h0eMetH4zUc.coorme and system clock, 50MHz bus and FlexBus clocks, and 25MHz flash clock. MCG configured for FEI mode.
All peripheral clocks enabled, but peripherals are not in active operation.
3. 100MHz core and system clock, 50MHz bus and FlexBus clocks, and 25MHz flash clock. MCG configured for FEI mode.
All peripheral clocks enabled, and peripherals are in active operation.
4. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clocks. MCG configured for FEI mode.
5. 2 MHz core, system, bus and FlexBus clock and 1MHz flash clock. MCG configured for fast IRCLK mode. All peripheral
clocks disabled. Code executing from flash.
K60 Sub-Family Data Sheet Data Sheet, Rev. 1, 11/2010.
16
Preliminary
Freescale Semiconductor, Inc.
|
|||
页数 | 30 页 | ||
下载 | [ K60P144M100SF2.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
K60P144M100SF2 | K60 Sub-Family | Freescale Semiconductor |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |