DataSheet8.cn


PDF ( 数据手册 , 数据表 ) L10C11JC20

零件编号 L10C11JC20
描述 4/8-bit Variable Length Shift Register
制造商 LOGIC Devices Incorporated
LOGO LOGIC Devices Incorporated LOGO 


1 Page

No Preview Available !

L10C11JC20 数据手册, 描述, 功能
DEVICES INCORPORATED
DEVICES INCORPORATED
L10C11
L10C114/8-bit Variable Length Shift Register
4/8-bit Variable Length Shift Register
FEATURES
DESCRIPTION
u Variable Length 4 or 8-bit Wide
Shift Register
u Selectable Delay Length from 3 to
18 Stages
u Low Power CMOS Technology
u Replaces Fairchild TMC2011
u Load, Shift, and Hold Instructions
u Separate Data In and Data Out Pins
u Package Styles Available:
• 24-pin Plastic DIP
• 28-pin Plastic LCC, J-Lead
The L10C11 is a high-speed, low
power CMOS variable length shift
register. The L10C11 consists of two
4-bit wide, adjustable length shift
registers. These registers share control
signals and a common clock. Both
shift registers can be programmed
together to any length from 3 to 18
stages inclusive, or one register can be
fixed at 18 stages of delay while the
other is variable. The configuration
implemented is determined by the
Length Code (L3-0) and the MODE
control line as shown in Table 1.
Each input is applied to a chain of
registers which are clocked on the
rising edge of the common CLK input.
These registers are numbered R1
through R17 and R1’ through R17’,
corresponding to the D3-0 and D7-4
data fields respectively. A multi-
plexer serves to route the contents of
any of registers R2 through R17 to the
output register, denoted R18. A
similar multiplexer operates on the
contents of R2’ through R17’ to load
R18’. Note that the minimum-length
path from data inputs to outputs is R1
to R2 to R18, consisting of three stages
of delay.
The MODE input determines whether
one or both of the internal shift
registers have variable length. When
MODE = 0, both D3-0 and D7-4 are
delayed by an amount which is
controlled by L3-0. When MODE = 1,
the D7-4 field is delayed by 18 stages
independent of L3-0.
The Length Code (L3-0) controls the
number of stages of delay applied to
the D inputs as shown in Table 1.
When the Length Code is 0, the inputs
are delayed by 3 clock periods. When
the Length Code is 1, the delay is 4
clock periods, and so forth. The
Length Code and MODE inputs are
latched on the rising edge of CLK.
Both the Length Code and MODE
values may be changed at any time
without affecting the contents of
registers R1 through R17 or R1’
through R17’.
L10C11 BLOCK DIAGRAM
D3-0
CLK
L3-0
4
4
R17
R16
R15
4
Y3-0
R4
R3
R2
MODE
D7-4
4
R17’
R16’
R15’
R4’
R3’
R2’
4
Y7-4
Pipeline Registers
1 03/27/2000–LDS.11-L












页数 6 页
下载[ L10C11JC20.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
L10C11JC204/8-bit Variable Length Shift RegisterLOGIC Devices Incorporated
LOGIC Devices Incorporated

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap