DataSheet8.cn


PDF ( 数据手册 , 数据表 ) FAN3223

零件编号 FAN3223
描述 (FAN3223 - FAN3225) Low-Side Gate Drivers
制造商 Fairchild Semiconductor
LOGO Fairchild Semiconductor LOGO 


1 Page

No Preview Available !

FAN3223 数据手册, 描述, 功能
May 2008
FAN3223 / FAN3224 / FAN3225
Dual 4A High-Speed, Low-Side Gate Drivers
Features
ƒ Industry-Standard Pinouts
ƒ 4.5 to 18V Operating Range
ƒ 5A Peak Sink/Source at VDD = 12V
ƒ 4.3A Sink / 2.8A Source at VOUT = 6V
ƒ Choice of TTL or CMOS Input Thresholds
ƒ Three Versions of Dual Independent Drivers:
- Dual Inverting + Enable (FAN3223)
- Dual Non-Inverting + Enable (FAN3224)
- Dual-Inputs (FAN3225)
ƒ Internal Resistors Turn Driver Off If No Inputs
ƒ MillerDrive™ Technology
ƒ 12ns / 9ns Typical Rise/Fall Times with 2.2nF Load
ƒ Typical Propagation Delay Under 20ns Matched
within 1ns to the Other Channel
ƒ Double Current Capability by Paralleling Channels
ƒ 8-Lead 3x3mm MLP or 8-Lead SOIC Package
ƒ Rated from –40°C to +125°C Ambient
www.DataShAeept4pUl.iccomations
ƒ Switch-Mode Power Supplies
ƒ High-Efficiency MOSFET Switching
ƒ Synchronous Rectifier Circuits
ƒ DC-to-DC Converters
ƒ Motor Control
Description
The FAN3223-25 family of dual 4A gate drivers is
designed to drive N-channel enhancement-mode
MOSFETs in low-side switching applications by
providing high peak current pulses during the short
switching intervals. The driver is available with either
TTL or CMOS input thresholds. Internal circuitry
provides an under-voltage lockout function by holding
the output LOW until the supply voltage is within the
operating range. In addition, the drivers feature
matched internal propagation delays between A and B
channels for applications requiring dual gate drives with
critical timing, such as synchronous rectifiers. This also
enables connecting two drivers in parallel to effectively
double the current capability driving a single MOSFET.
The FAN322X drivers incorporate MillerDrive™
architecture for the final output stage. This bipolar-
MOSFET combination provides high current during the
Miller plateau stage of the MOSFET turn-on / turn-off
process to minimize switching loss, while providing rail-
to-rail voltage swing and reverse current capability.
The FAN3223 offers two inverting drivers and the
FAN3224 offers two non-inverting drivers. Each device
has dual independent enable pins that default to ON if
not connected. In the FAN3225, each channel has dual
inputs of opposite polarity, which allows configuration
as non-inverting or inverting with an optional enable
function using the second input. If one or both inputs
are left unconnected, internal resistors bias the inputs
such that the output is pulled LOW to hold the power
MOSFET OFF.
FAN3223
© 2007 Fairchild Semiconductor Corporation
FAN3223 / FAN3224 / FAN3225 • Rev. 1.0.5
FAN3224
Figure 1. Pin Configurations
FAN3225
www.fairchildsemi.com







FAN3223 pdf, 数据表
Electrical Characteristics (Continued)
Unless otherwise noted, VDD=12V, TJ=-40°C to +125°C. Currents are defined as positive into the device and
negative out of the device.
Symbol
Parameter
Conditions
Output
ISINK OUT Current, Mid-Voltage, Sinking(10)
OUT at VDD/2,
CLOAD=0.22µF, f=1kHz
ISOURCE OUT Current, Mid-Voltage, Sourcing(10)
OUT at VDD/2,
CLOAD=0.22µF, f=1kHz
IPK_SINK OUT Current, Peak, Sinking(10)
IPK_SOURCE OUT Current, Peak, Sourcing(10)
CLOAD=0.22µF, f=1kHz
CLOAD=0.22µF, f=1kHz
tRISE
Output Rise Time(11)
CLOAD=2200pF
tFALL
Output Fall Time(11)
CLOAD=2200pF
tD1, tD2
Output Propagation Delay, CMOS
Inputs(11)
0 - 12VIN, 1V/ns Slew Rate
tD1, tD2 Output Propagation Delay, TTL Inputs(11) 0 - 5VIN, 1V/ns Slew Rate
Propagation Matching Between
Channels
INA=INB, OUTA and OUTB
at 50% point
IRVS Output Reverse Current Withstand(10)
Notes:
8. Lower supply current due to inactive TTL circuitry.
9. EN inputs have TTL thresholds; refer to the ENABLE section
10. Not tested in production.
11. See Timing Diagrams of Figure 8 and Figure 9.
Min. Typ. Max.
4.3
-2.8
5
-5
12
9
10 18
9 17
2
500
20
17
29
29
4
Unit
A
A
A
A
ns
ns
ns
ns
ns
mA
Timing Diagrams
www.DataSheet4U.com
Figure 8. Non-inverting
Figure 9. Inverting
© 2007 Fairchild Semiconductor Corporation
FAN3223 / FAN3224 / FAN3225 • Rev. 1.0.5
8
www.fairchildsemi.com







FAN3223 equivalent, schematic
Applications Information
Input Thresholds
Each member of the FAN322x driver family consists of
two identical channels that may be used independently
at rated current or connected in parallel to double the
individual current capacity. In the FAN3223 and
FAN3224, channels A and B can be enabled or
disabled independently using ENA or ENB, respectively.
The EN pin has TTL thresholds for parts with either
CMOS or TTL input thresholds. If ENA and ENB are not
connected, an internal pull-up resistor enables the
driver channels by default. ENA and ENB have TTL
thresholds in parts with either TTL or CMOS INx
threshold. If the channel A and channel B inputs and
outputs are connected in parallel to increase the driver
current capacity, ENA and ENB should be connected
and driven together.
The FAN322x family offers versions in either TTL or
CMOS input thresholds. In the FAN322xT, the input
thresholds meet industry-standard TTL-logic thresholds
independent of the VDD voltage, and there is a
hysteresis voltage of approximately 0.4V. These levels
permit the inputs to be driven from a range of input logic
signal levels for which a voltage over 2V is considered
logic HIGH. The driving signal for the TTL inputs should
have fast rising and falling edges with a slew rate of
6V/µs or faster, so a rise time from 0 to 3.3V should be
550ns or less. With reduced slew rate, circuit noise
could cause the driver input voltage to exceed the
hysteresis voltage and retrigger the driver input,
causing erratic operation.
In the FAN322xC, the logic input thresholds are
dependent on the VDD level and, with VDD of 12V, the
logic rising edge threshold is approximately 55% of VDD
and the input falling edge threshold is approximately
38% of VDD. The CMOS input configuration offers a
www.DataShheyestt4eUre.csoims voltage of approximately 17% of VDD. The
CMOS inputs can be used with relatively slow edges
(approaching DC) if good decoupling and bypass
techniques are incorporated in the system design to
prevent noise from violating the input voltage hysteresis
window. This allows setting precise timing intervals by
fitting an R-C circuit between the controlling signal and
the IN pin of the driver. The slow rising edge at the IN
pin of the driver introduces a delay between the
controlling signal and the OUT pin of the driver.
Static Supply Current
In the IDD (static) typical performance characteristics
(Figure 10 - Figure 12 and Figure 17 - Figure 19), the
curve is produced with all inputs/enables floating (OUT
is low) and indicates the lowest static IDD current for the
tested configuration. For other states, additional current
flows through the 100kΩ resistors on the inputs and
outputs shown in the block diagram of each part (see
Figure 5 - Figure 7). In these cases, the actual static IDD
current is the value obtained from the curves plus this
additional current.
MillerDrive™ Gate Drive Technology
FAN322x gate drivers incorporate the MillerDrive™
architecture shown in Figure 45. For the output stage, a
combination of bipolar and MOS devices provide large
currents over a wide range of supply voltage and
temperature variations. The bipolar devices carry the
bulk of the current as OUT swings between 1/3 to 2/3
VDD and the MOS devices pull the output to the HIGH or
LOW rail.
The purpose of the MillerDrive™ architecture is to
speed up switching by providing high current during the
Miller plateau region when the gate-drain capacitance of
the MOSFET is being charged or discharged as part of
the turn-on / turn-off process.
For applications that have zero voltage switching during
the MOSFET turn-on or turn-off interval, the driver
supplies high peak current for fast switching even
though the Miller plateau is not present. This situation
often occurs in synchronous rectifier applications
because the body diode is generally conducting before
the MOSFET is switched ON.
The output pin slew rate is determined by VDD voltage
and the load on the output. It is not user adjustable, but
a series resistor can be added if a slower rise or fall
time at the MOSFET gate is needed.
Figure 45. MillerDrive™ Output Architecture
Under-Voltage Lockout
The FAN322x start-up logic is optimized to drive
ground-referenced N-channel MOSFETs with an under-
voltage lockout (UVLO) function to ensure that the IC
starts up in an orderly fashion. When VDD is rising, yet
below the 3.9V operational level, this circuit holds the
output LOW, regardless of the status of the input pins.
After the part is active, the supply voltage must drop
0.2V before the part shuts down. This hysteresis helps
prevent chatter when low VDD supply voltages have
noise from the power switching. This configuration is not
suitable for driving high-side P-channel MOSFETs
because the low output voltage of the driver would turn
the P-channel MOSFET ON with VDD below 3.9V.
© 2007 Fairchild Semiconductor Corporation
FAN3223 / FAN3224 / FAN3225 • Rev. 1.0.5
16
www.fairchildsemi.com










页数 24 页
下载[ FAN3223.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
FAN3223(FAN3223 - FAN3225) Low-Side Gate DriversFairchild Semiconductor
Fairchild Semiconductor
FAN3224(FAN3223 - FAN3225) Low-Side Gate DriversFairchild Semiconductor
Fairchild Semiconductor
FAN3225(FAN3223 - FAN3225) Low-Side Gate DriversFairchild Semiconductor
Fairchild Semiconductor
FAN3226(FAN3226 - FAN3229) Low-Side Gate DriversFairchild Semiconductor
Fairchild Semiconductor

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap