DataSheet8.cn


PDF ( 数据手册 , 数据表 ) GD16588

零件编号 GD16588
描述 (GD16584 / GD16588) Receiver / CDR and DeMUX
制造商 Giga
LOGO Giga LOGO 


1 Page

No Preview Available !

GD16588 数据手册, 描述, 功能
www.DataSheet4U.com
an Intel company
10 Gbit/s
Receiver, CDR and
DeMUX
GD16584/GD16588
(FEC)
Preliminary
General Description
Features
GD16584 and GD16588 are Receiver
chips for use in STM-64/192 and Optical
Transport Networking (OTN) systems.
The component is available in two ver-
sions:
u GD16584 for 9.5328 Gbit/s.
u GD16588 for 10.66 Gbit/s for OTN or
Forward Error Correction (FEC).
Except the different operating bit rates
the two versions are functional identical.
The receiver is a Clock and Data Reco-
very IC with:
u a low noise VCO
u a Bang-Bang Phase Detector
u a 1:16 De-multiplexer
u a Lock Detect
u a Phase and Frequency Detector.
Clock and data are regenerated by using
a Phase Locked Loop (PLL) with an ex-
ternal passive loop filter.
The VCO frequency is controlled by one
of the two Phase Detectors in order to
ensure capture and lock to the line data
rate. The Lock Detector circuit monitors
the VCO frequency and determines when
the VCO is within the lock range. When
the frequency deviates more than
500 ppm from the reference clock, it
automatically switches the phase and fre-
quency detector into the PLL loop. In the
auto lock mode the locking range is
selectable between 500 or 2000 ppm.
When the VCO frequency is within the
lock range, the Bang-Bang Phase Detec-
tor takes over. It controls the phase of
the VCO until the sampling point of data
is in the middle of the bit period, where
the eye opening is largest. A ±40 mV
Decision Threshold Control (DTC) is pro-
vided at the 10 Gbit/s input.
The 10 Gbit/s input data is sampled and
de-multiplexed by the 1:16 DeMUX. The
parallel output interface is synchronised
with the 622 MHz output clock. The clock
and data outputs are LVDS compatible.
The device operates from a dual -5.2 V
and +3.3 V power supply. The power dis-
sipation is 3.3 W, typical.
The device is manufactured in a Silicon
Bipolar process and packaged in an 132
ball 13 × 13 mm Ceramic/Plastic Ball
Grid Array (BGA).
VCTL
VCO
Timing Control
CKOUT
CKOUTN
DI
DIN
DTC
DTCN
Decision
Threshold
Control
REFCK
REFCKN
1/4
Bang
Bang
Phase
Detector
Phase
Frequency
Detector
Lock
Detect
1:16
Demultiplexer
U
D
Parallel
Output
Data
DO0
DON0
DO15
DON15
PCTL
(PHIGH)
(PLOW)
LOCK
RESET TCK
SEL3
SEL1 SEL2
VCC VDD VDDA VDDO VEE VEEA
l Complete Clock and Data Recovery
IC with auto acquisition.
l 1:16 DeMUX with differential
622 Mbit/s data outputs
l 622 MHz Clock output.
l LVDS compatible clock and data
outputs.
l OIF99.102.5 compliant timing.
l 155 or 622 MHz Reference Clock.
l Input Decision Threshold Control
(DTC): ±40 mV.
l Low noise VCO with ±5 % tuning
range.
l Dual supply operation: -5.2 V and
+3.3 V.
l Power dissipation: 3.3 W (typ).
l Silicon Bipolar technology.
l Available in three package versions:
– EB: 132 ball (16 mill) Ceramic
BGA 13 × 13 mm
– EF: 132 ball (20 mill) Ceramic
BGA 13 × 13 mm
– FB: 132 ball (20 mill) Plastic
BGA 13 × 13 mm
l Available in two versions:
– GD16584 for 10 Gbit/s
– GD16588 for 10.66 Gbit/s
Applications
l Telecommunication systems:
– SDH STM-64
– SONET OC-192.
– Optical Transport Networking
(OTN)
– FEC applications
l Fibre optic test equipment.
l Submarine systems.
Data Sheet Rev.: 12







GD16588 pdf, 数据表
www.DaMtaSnheemeot4nUi.cc:om
VEE
VEEA
NC
NC
Pin No.:
C4, C8, D4, D7-8,
J8-9, K1, K8-9
C3, D3
A2, A7, B7,
B11-12, C7, C9,
D9, F12, G12, J6,
J10, K2, K7, K10,
L3, L7, M4, M7-8,
D5, J3, J5
Pin Type:
PWR
PWR
Description:
-5.2 V Digital supply voltage.
-5.2 V PLL supply voltage.
Not Connected. Reserved for future use.
DO NOT CONNECT
Package Pinout
1 2 3 4 5 6 7 8 9 10 11 12
A
NC (PHIGH)
REFCKREFCKN NC
DO0 DO1 DO2 DO3 DON3
A
B VCTL VDDA PCTL (PLOW) SEL2
NC DON0 DON1 DON2 NC
NC
B
C TCK VDDO VEEA VEE SEL1 LOCK NC VEE NC
DO4 DON4 C
D
VEEA VEE NC
VEE VEE NC
VCC DO5 D
E DIN
DON5 E
F NC F
G
DO6 NC
G
H DI
DON6 H
J
NC
NC NC
VEE VEE NC DON7 DO7
J
K VEE NC DO15
DTCN DON11 NC VEE VEE NC SEL3 VCC
K
L
RESET DON15 NC
DO13 DON12 DO11
NC DON10 DON9 DON8 CKOUTNCKOUT
L
M DON14 DO14 DON13 NC DO12 DTC NC NC DO10 DO9 DO8
M
1234
(empty) = VDD
5 6 7 8 9 10 11 12
XXX
= Internally shorted in the package
XXX
Figure 7. Packages EB and EF Pinout. Top View - Seen Through the Package
Data Sheet Rev.: 12
GD16584/GD16588
Page 8 of 15














页数 15 页
下载[ GD16588.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
GD16584(GD16584 / GD16588) Receiver / CDR and DeMUXGiga
Giga
GD16585(GD16585 / GD16589) Transmitter MUXGiga
Giga
GD16585Transmitter MUXGiga
Giga
GD16588(GD16584 / GD16588) Receiver / CDR and DeMUXGiga
Giga

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap