DataSheet8.cn


PDF ( 数据手册 , 数据表 ) CG5982AF

零件编号 CG5982AF
描述 2K x 8 Automotive Dual-port Static RAM
制造商 Cypress Semiconductor
LOGO Cypress Semiconductor LOGO 


1 Page

No Preview Available !

CG5982AF 数据手册, 描述, 功能
CG5982AF 2K x 8 Automotive Dual-port Static RAM
www.DataSheet4U.com
CG5982AF
2K x 8 Automotive Dual-port Static RAM
Features
• True dual-ported memory cells that allow simultaneous
reads of the same memory location
• Automotive temperature operation: –40°C to +115°C
• 2K x 8 organization
• High-speed access: 55 ns
• Low operating power: ICC = 120 mA (max.)
• Fully asynchronous operation
• Automatic power-down
• Master CG5982AF easily expands data bus width to 16
or more bits using slave
• BUSY output flag
• INT flag for port-to-port communication
Functional Description
The CG5982AF are high-speed CMOS 2K x 8 dual-port static
RAMs. Two ports are provided to permit independent access
to any location in memory. The CG5982AF can be utilized as
either a standalone 8-bit dual-port static RAM or as a MASTER
dual-port RAM in conjunction with the CG5982AF SLAVE
dual-port device in systems requiring 16-bit or greater word
widths. It is the solution to applications requiring shared or
buffered data such as cache memory for DSP, bit-slice, or
multiprocessor designs.
Each port has independent control pins; chip enable (CE),
write enable (R/W), and output enable (OE). BUSY flags are
provided on each port. In addition, an interrupt flag (INT) is
provided on each port of the 52-pin PLCC version. BUSY
signals that the port is trying to access the same location
currently being accessed by the other port. On the PLCC
version, INT is an interrupt flag indicating that data has been
placed in a unique location (7FF for the left port and 7FE for
the right port).
An automatic power-down feature is controlled independently
on each port by the chip enable (CE) pins.
The CG5982AF is available in a 52-pin PLCC package.
Logic Block Diagram
R/WL
CEL
OEL
R/WR
CER
OER
I/O7L
I/O0L
•••
BUSYL[1]
A0L
A10L •••
I/O
Control
I/O
Control
Address
Decoder
Memory
Array
Address
Decoder
•••
I/O7R
I/O0R
[1]
BUSYR
••• A10R
A0R
[2]
INTL
CEL
OEL
R/WL
Arbitration Logic
and
Interrupt Logic
CER
OER
R/WR
[2]
INTR
Notes:
1. CG5982AF (Master): BUSY is open-drain output and requires pull-up resistor.
2. Open drain outputs; pull-up resistor required.
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document #: 38-06067 Rev. *C
Revised September 6, 2005
[+] Feedback







CG5982AF pdf, 数据表
Switching Waveforms (continued)
Busy Timing Diagram No. 3 (Write with BUSY, Slave)
CE
R/W
BUSY
tWB
tPWE
Interrupt Timing Diagrams[16]
Left Side Sets INTR:
ADDRESSL
CEL
tWC
WRITE 7FF
tINS
tHA
R/WL
INTR
tEINS
tSA
tWINS
Right Side Clears INTR:
ADDRESSR
CER
R/WR
tEINR
tHA
OER
INTR
Right Side Sets INTL:
ADDRESSR
CER
R/WR
INTL
tWC
WRITE 7FE
tINS
tHA
tEINS
tSA tWINS
tWH
tRC
READ 7FF
tINR
tOINR
Document #: 38-06067 Rev. *C
CG5982AF
Page 8 of 12
[+] Feedback














页数 12 页
下载[ CG5982AF.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
CG5982AF2K x 8 Automotive Dual-port Static RAMCypress Semiconductor
Cypress Semiconductor

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap