DataSheet8.cn


PDF ( 数据手册 , 数据表 ) U63716

零件编号 U63716
描述 CapStore 2K x 8 nvSRAM
制造商 Simtek
LOGO Simtek LOGO 


1 Page

No Preview Available !

U63716 数据手册, 描述, 功能
www.DataSheet4U.com
Obsolete - Not Recommended for New Designs
U63716
CapStore 2K x 8 nvSRAM
Features
Description
CMOS non- volatile static RAM The U63716 has two separate
2048 x 8 bits
modes of operation: SRAM mode
70 ns Access Time
and nonvolatile mode. In SRAM
35 ns Output Enable Access Time mode, the memory operates as an
ICC = 15 mA at 200 ns Cycle Time
Unlimited Read and Write Cycles
ordinary static RAM. In non-volatile
operation, data is transferred in
to SRAM
Automatic STORE to EEPROM
parallel from SRAM to EEPROM or
from EEPROM to SRAM. In this
on Power Down using charge
mode SRAM functions are disab-
stored in an integrated capacitor
Software initiated STORE
Automatic STORE Timing
106 STORE cycles to EEPROM
100 years data retention in
led.
The U63716 is a static RAM with a
non-volatile electrically erasable
PROM (EEPROM) element incor-
porated in each static memory cell.
EEPROM
Automatic RECALL on Power Up
Software RECALL Initiation
Unlimited RECALL cycles from
The SRAM can be read and written
an unlimited number of times, while
independent nonvolatile data resi-
des in EEPROM. Data transfers
EEPROM
Single 5 V ± 10 % Operation
Operating temperature range:
from the SRAM to the EEPROM
(the STORE operation) take place
automatically upon power down
0 to 70 °C
using charge stored in an integra-
-40 to 85 °C
QS 9000 Quality Standard
ESD protection > 2000 V
ted capacitor. Transfers from the
EEPROM to the SRAM (the
RECALL operation) take place
(MIL STD 883C M3015.7)
RoHS compliance and Pb- free
Package: PDIP24 (600 mil)
automatically on power up. The
U63716 combines the ease of use
of an SRAM with nonvolatile data
integrity.
STORE cycles also may be initia-
ted under user control via a soft-
ware sequence.
Once a STORE cycle is initiated,
further input or output are disabled
until the cycle is completed.
Because a sequence of addresses
is used for STORE initiation, it is
important that no other read or
write accesses intervene in the
sequence or the sequence will be
aborted.
RECALL cycles may also be initia-
ted by a software sequence.
Internally, RECALL is a two step
procedure. First, the SRAM data is
cleared and second, the nonvola-
tile information is transferred into
the SRAM cells.
The RECALL operation in no way
alters the data in the EEPROM
cells. The nonvolatile data can be
recalled an unlimited number of
times.
The U63716 is pin compatible with
standard SRAMs and standard bat-
tery backed SRAMs.
Pin Configuration
Pin Description
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1
2
3
4
5
6 PDIP
7 24
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
VCC
A8
A9
W
G
A10
E
DQ7
DQ6
DQ5
DQ4
DQ3
Top View
March 31, 2006
STK Control #ML0053
Signal Name
A0 - A10
DQ0 - DQ7
E
G
W
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Power Supply Voltage
Ground
1 Rev 1.0







U63716 pdf, 数据表
U63716
PowerStore and automatic Power Up RECALL
VCC
5.0 V
VSWITCH
PowerStore
Power Up
RECALL
W
DQi
(24)
tRESTORE
tPDSTORE
(25)
t
(24)
tRESTORE
tDELAY
POWER UP
RECALL
BROWN OUT
BROWN OUT
NO STORE
PowerStore
(NO SRAM WRITES)
No.
Software Controlled STORE/
RECALL Cyclek, o
27 STORE/RECALL Initiation Time
28 Chip Enable to Output Inactivep
29 STORE Cycle Timeq
30 RECALL Cycle Timer
31 Address Setup to Chip Enables
32 Chip Enable Pulse Widths, t
33 Chip Disable to Address Changes
Symbol
Alt.
tAVAV
tELQZ
tELQXS
tELQXR
tAVELN
tELEHN
tEHAXN
IEC
tcR
tdis(E)SR
td(E)S
td(E)R
tsu(A)SR
tw(E)SR
th(A)SR
Min.
70
0
60
0
Max.
600
10
20
Unit
ns
ns
ms
μs
ns
ns
ns
o: The software sequence is clocked with E controlled READs.
p: Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.
q: Note that STORE cycles (but not RECALL) are inhibited by VCC < VSWITCH (STORE inhibit).
r: An automatic RECALL also takes place at power up, starting when VCC exceeds VSWITCH and takes tRESTORE. VCC must not drop below
VSWITCH once it has been exceeded for the RECALL to function properly.
s: Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence.
t: If the Chip Enable Pulse Width is less than ta(E) (see Read Cycle) but greater than or equal tw(E)SR, than the data may not be valid at
the end of the low pulse, however the STORE or RECALL will still be initiated.
STK Control #ML0053
8
Rev 1.0
March 31, 2006














页数 14 页
下载[ U63716.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
U63716CAPSTORE 2K X 8 NVSRAMZMD
ZMD
U63716CapStore 2K x 8 nvSRAMSimtek
Simtek

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap