DataSheet8.cn


PDF ( 数据手册 , 数据表 ) FIN24C

零件编号 FIN24C
描述 uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
制造商 Fairchild Semiconductor
LOGO Fairchild Semiconductor LOGO 


1 Page

No Preview Available !

FIN24C 数据手册, 描述, 功能
April 2005
Revised September 2005
FIN24C
PSerDes¥
Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
General Description
Features
The FIN24C PSerDes¥ is a low power Serializer/Deserializer O Low power for minimum impact on battery life
(SerDes) that can help minimize the cost and power of transfer-
• Multiple power-down modes
ring wide signal paths. Through the use of serialization, the
• AC coupling with DC balance
number of signals transferred from one point to another can be
significantly reduced. Typical reduction is 4:1 to 6:1 for unidirec-
tional paths. For bi-directional operation, using half duplex for
multiple sources, it is possible to increase the signal reduction
O 100nA in standby mode
5mA typical operating conditions
O Cable reduction: 25:4 or greater
to close to 10:1. Through the use of differential signaling, shield-
ing and EMI filters can also be minimized, further reducing the
cost of serialization. The differential signaling is also important
O Bi-directional operation 50:7 reduction or greater
O Up to 24 bits in either direction
for providing a noise-insensitive signal that can withstand radio
and electrical noise sources. Major reduction in power con-
sumption allows minimal impact on battery life in ultra-portable
O Up to 20MHz parallel interface operation
O Voltage translation from 1.8V to 3.3V
applications. A unique word boundary technique assures that
the actual word boundary is identified when the data is deserial-
ized. This guarantees that each word is correctly aligned at the
O Ultra-small and cost-effective packaging
O High ESD protection: !8kV HBM
deserializer on a word by word basis through a unique
sequence of clock and data that is not repeated except at the Applications
Oword boundary. It is possible to use a single PLL for most awpwpw.lDi-ataSheet4U.com
cations including bi-directional operation.
Micro-controller or Pixel interfaces
O Image sensors
O Small displays
LCD, cell phone, digital camera, portable gaming, printer,
PDA, video camera, automotive
Ordering Code:
Order
Number
FIN24CGFX
(Preliminary)
FIN24CMLX
Package
Number
BGA042A
Package Description
Pb-Free 42-Ball Ultra Small Scale Ball Grid Array (USS-BGA), JEDEC MO-195, 3.5mm Wide
MLP040A Pb-Free 40-Terminal Molded Leadless Package (MLP), Quad, JEDEC MO-220, 6mm Square
Pb-Free package per JEDEC J-STD-020B.
BGA and MLP packages available in Tape and Reel only.
PSerDes¥ is a trademark of Fairchild Semiconductor Corporation.
© 2005 Fairchild Semiconductor Corporation
DS500909
www.fairchildsemi.com







FIN24C pdf, 数据表
Embedded Word Clock Operation
The FIN24C sends and receives serial data source synchro-
nously with a bit clock. The bit clock has been modified to create
a word boundary at the end of each data word. The word
boundary has been implemented by skipping a LOW clock
pulse. This appears in the serial clock stream as three consecu-
tive bit times where signal CKSO remains HIGH.
In order to implement this sort of scheme two extra data bits are
required. During the word boundary phase the data will toggle
either HIGH-then-LOW or LOW-then-HIGH dependent upon the
last bit of the actual data word. Table 2 provides some examples
showing the actual data word and the data word with the word
boundary bits added. Note that a 24-bit word will be extended to
26 bits during serial transmission. Bit 25 and Bit 26 are defined
with-respect-to Bit 24. Bit 25 will always be the inverse of Bit 24
and Bit 26 will always be the same as Bit 24. This insures that a
“0” o “1” and a “1” o “0” transition will always occur during the
embedded word phase where CKSO is HIGH.
The serializer generates the word boundary data bits and the
boundary clock condition and embeds them into the serial data
stream. The deserializer looks for the end of the word boundary
condition to capture and transfer the data to the parallel port.
The deserializer only uses the embedded word boundary infor-
mation to find and capture the data. These boundary bits are
then stripped prior to the word being sent out of the parallel port.
TABLE 2. Word Boundary Data Bits
24-Bit Data Words
24-Bit Data Word with Word Boundary
Hex Binary Hex
Binary
FFFFFFh 1111 1111 1111 1111 1111 1111b
2FFFFFFh 10 1111 1111 1111 1111 1111 1111b
555555h 0101 0101 0101 0101 01010 0101b 1555555h 01 0101 0101 0101 0101 0101 0101b
xxxxxxh 0xxx xxxx xxxx xxxx xxxx xxxxb
1xxxxxxh 01 0xxx xxxx xxxx xxxx xxxx xxxxb
xxxxxxh 1xxx xxxx xxxx xxxx xxxx xxxxb
2xxxxxxh 10 1xxx xxxx xxxx xxxx xxxx xxxxb
LVCMOS Data I/O (Figure 6)
The LVCMOS input buffers have a nominal threshold value
equal to ½ of VDDP. The input buffers are only operational when
the device is operating as a serializer. When the device is oper-
ating as a deserializer the inputs are gated off to conserve
power.
The LVCMOS 3-STATE output buffers are rated for a source/
sink current of 2mAs at 1.8V. The outputs are active when the
DIRI signal is asserted LOW. When the DIRI signal is asserted
HIGH the bi-directional LVCMOS I/Os will be in a HIGH-Z state.
Under purely capacitive load conditions the output will swing
between GND and VDDP.
Unused LVCMOS input buffers must be tied off to either a valid
logic LOW or a valid logic HIGH level to prevent static current
draw due to a floating input. Unused LVCMOS outputs should
be left floating. Unused bidirectional pins should be connected
to GND through a high value resistor. If a FIN24C devices is
configured as an unidirectional serializer then unused data I/O
can be treated as unused inputs. If the FIN24C is hardwired as
a deserializer then unused date I/O can be treated as unused
outputs.
Differential I/O Circuitry (Figure 7)
The FIN24C employs FSC proprietary CTL I/O technology. CTL
is a low power, low EMI differential swing I/O technology. The
CTL output driver generates a constant output source and sink
current. The CTL input receiver senses the current difference
and direction from the corresponding output buffer to which it is
connected. This differs from LVDS which uses a constant cur-
rent source output but a voltage sense receiver. Like LVDS an
input source termination resistor is required to properly termi-
nate the transmission line. The FIN24C device incorporates an
internal termination resistor on the CKSI receiver and a gated
internal termination resistor on the DS input receiver. The gated
termination resistor insures proper termination regardless of
direction of data flow. The relative greater sensitivity of the cur-
rent sense receiver of CTL allows it to work at much lower cur-
rent drive and correspondingly a much lower voltage.
During power-down mode the differential inputs will be disabled
and powered down and the differential outputs will be placed in
a HIGH-Z state. CTL inputs have an inherent failsafe capability
that supports floating inputs. When the CKSI input pair of the
serializer is unused it can reliably be left floating. Alternately
both of the inputs can be connected to ground. CTL inputs
should never be connected to VDD. When the CKSO output of
the deserializer is unused it should be allowed to float.
FIGURE 6. LVCMOS I/O
www.fairchildsemi.com
FIGURE 7. Bi-Directional Differential I/O Circuitry
8







FIN24C equivalent, schematic
AC Loading and Waveforms (Continued)
Setup: MODE0 = “0” or “1”, MODE1 = “1”, SER/DES = “1”
FIGURE 16. Serial Setup and Hold Time
FIGURE 17. LVCMOS Clock Parameters
Setup: EN_DES = “1”, CKSI and DSI are valid signals
FIGURE 18. Deserializer Data Valid Window Time
and
Clock Output Parameters
Note: CKREF Signal is free running.
FIGURE 19. Serializer PLL Lock Time
Note: STROBE = CKREF
FIGURE 20. Serializer Clock Propagation Delay
FIGURE 21. Deserializer Clock Propagation Delay
www.fairchildsemi.com
16










页数 22 页
下载[ FIN24C.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
FIN24ALow Voltage 24-Bit Bi-Directional Serializer/DeserializerFairchild Semiconductor
Fairchild Semiconductor
FIN24ACUSerDesTM 22-Bit Bi-Directional Serializer/DeserializerFairchild Semiconductor
Fairchild Semiconductor
FIN24CuSerDes Low Voltage 24-Bit Bi-Directional Serializer/DeserializerFairchild Semiconductor
Fairchild Semiconductor

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap