DataSheet8.cn


PDF ( 数据手册 , 数据表 ) W83176G-733

零件编号 W83176G-733
描述 (W83176x-733) Winbond Dual Bank DDR BUFFER
制造商 Winbond
LOGO Winbond LOGO 


1 Page

No Preview Available !

W83176G-733 数据手册, 描述, 功能
www.DataSheet4U.com
W83176R-733
W83176G-733
Winbond Dual Bank DDR BUFFER
For VIA CHIPSET
Date: Mar/22/2006
Revision: 1.0







W83176G-733 pdf, 数据表
W83176R-733/W83176G-733
DUAL BANK DDR BUFFER FOR VIA CHIPSET
7.4 REGISTER 8 ~ Register 17 RESERVED
7.5 Skew step reference Table
SKEW<2:0>/<1:0>
000
001
010
011
100
101
110
111
DELAY TIME (PS)
0
250
500
750
1000
1250
1500
1750
7.6 Register 18: Skew Control (Default: 88h)
BIT NAME
7 Reserved
6 DDRA_TSKEW<2>
5 DDRA_TSKEW<1>
4 DDRA_TSKEW<0>
3 Reserved
2 DDRA_CSKEW<2>
1 DDRA_CSKEW<1>
0 DDRA_CSKEW<0>
PWD
1
0
0
0
1
0
0
0
DESCRIPTION
Reserved
DDRA True clock outputs with FB_OUTA True clock
SKEW control bits
Reserved
DDRA Complementary clock outputs with FB_OUTA True
clock SKEW control bits
7.7 Register 19: Skew Control (Default: 80h)
BIT NAME
7 Reserved
6 DDRB_CSKEW<2>
5 DDRB_CSKEW<1>
4 DDRB_CSKEW<0>
3 FAOUT_SKEW<1>
2 FAOUT_SKEW<0>
1 FBOUT_SKEW<1>
0 FBOUT_SKEW<0>
PWD
1
0
0
0
0
0
0
0
DESCRIPTION
Reserved
DDRB Complementary clock outputs with FB_OUTB True
clock SKEW control bits
FB_OUTA, DDRA clock outputs with BUF_INA clock
SKEW control bits
FB_OUTB, DDRB clock outputs with BUF_INB clock
SKEW control bits
Publication Release Date: March, 2006
- 5 - Revision 1.0














页数 14 页
下载[ W83176G-733.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
W83176G-733(W83176x-733) Winbond Dual Bank DDR BUFFERWinbond
Winbond
W83176G-735(W83176x-735) DIMM DDR ZERO DELAY BUFFERWinbond
Winbond

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap