DataSheet8.cn


PDF ( 数据手册 , 数据表 ) WEDPN4M64V

零件编号 WEDPN4M64V
描述 4M x 64 SDRAM
制造商 White Electronic Designs
LOGO White Electronic Designs LOGO 


1 Page

No Preview Available !

WEDPN4M64V 数据手册, 描述, 功能
White Electronic Designs
WEDPN4M64V-XBX
4Mx64 Synchronous DRAM
FEATURES
GENERAL DESCRIPTION
High Frequency = 100, 125, 133MHz
Package:
• 219 Plastic Ball Grid Array (PBGA), 21 x 21mm
Single 3.3V ±0.3V power supply
Fully Synchronous; all signals registered on positive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
4096 refresh cycles
Commercial, Industrial and Military Temperature
Ranges
Organized as 4M x 64
The 32MByte (256Mb) SDRAM is a high-speed CMOS,
dynamic random-access ,memory using 4 chips containing
67,108,864 bits. Each chip is internally configured as a
quad-bank DRAM with a synchronous interface. Each of the
chip’s 16,777,216-bit banks is organized as 4,096 rows by
256 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVE
command, which is then followed by a READ or WRITE
command. The address bits registered coincident with the
ACTIVE command are used to select the bank and row to
be accessed (BA0, BA1 select the bank; A0-11 select the
row). The address bits registered coincident with the READ
or WRITE command are used to select the starting column
location for the burst access.
• User Configurable as 2x4Mx32 or 4x4Mx16
The SDRAM provides for programmable READ or WRITE
Weight: WEDPN4M64V-XBX - 2 grams typical
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
BENEFITS
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
58% SPACE SAVINGS
Reduced part count
w Reduced trace lengths for lower parasitic
w capacitance
wLaminate interposer for optimum TCE match
Suitable for hi-reliability applications
.DUpgradeable to 8M x 64 (contact factory for
availability)
ata*This product is subject to change without notice.
The 256Mb SDRAM uses an internal pipelined architecture to
achieve high-speed operation. This architecture is compatible
with the 2n rule of prefetch architectures, but it also allows
the column address to be changed on every clock cycle to
achieve a high-speed, fully random access. Precharging one
bank while accessing one of the other three banks will hide
the precharge cycles and provide seamless, high-speed,
random-access operation.
The 256Mb SDRAM is designed to operate in 3.3V, low-
power memory systems. An auto refresh mode is provided,
along with a power-saving, power-down mode.
Sh Discrete Approach
11.9
eet54
422.3 TSOP
54
TSOP
54
TSOP
54
TSOP
U.cArea
4 x 265mm2 = 1061mm2
ACTUAL SIZE
WEDPN4M64V-XBX
21
21
S
A
V
I
N
G
S
441mm2 58%
omWhite Electronic Designs Corp. reserves the right to change products or specifications without notice.
January 2005
Rev. 8
1 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com







WEDPN4M64V pdf, 数据表
White Electronic Designs
WEDPN4M64V-XBX
selects the starting column location. The value on input A10
determines whether or not AUTO PRECHARGE is used. If
AUTO PRECHARGE is selected, the row being accessed
will be precharged at the end of the WRITE burst; if AUTO
PRECHARGE is not selected, the row will remain open for
subsequent accesses. Input data appearing on the I/Os is
written to the memory array subject to the DQM input logic
level appearing coincident with the data. If a given DQM
signal is registered LOW, the corresponding data will be
written to memory; if the DQM signal is registered HIGH,
the corresponding data inputs will be ignored, and a WRITE
will not be executed to that byte/column location.
PRECHARGE
The PRECHARGE command is used to deactivate the
open row in a particular bank or the open row in all banks.
The bank(s) will be available for a subsequent row access
a specified time (tRP) after the PRECHARGE command is
issued. Input A10 determines whether one or all banks are
to be precharged, and in the case where only one bank
is to be precharged, inputs BA0, BA1 select the bank.
Otherwise BA0, BA1 are treated as “Don’t Care.” Once a
bank has been precharged, it is in the idle state and must
be activated prior to any READ or WRITE commands being
issued to that bank.
AUTO PRECHARGE
AUTO PRECHARGE is a feature which performs the same
individual-bank PRECHARGE function described above,
without requiring an explicit command. This is accomplished
by using A10 to enable AUTO PRECHARGE in conjunction
with a specific READ or WRITE command. A precharge of
the bank/row that is addressed with the READ or WRITE
command is automatically performed upon completion of
the READ or WRITE burst, except in the full-page burst
mode, where AUTO PRECHARGE does not apply. AUTO
PRECHARGE is nonpersistent in that it is either enabled or
disabled for each individual READ or WRITE command.
AUTO PRECHARGE ensures that the precharge is initiated
at the earliest valid stage within a burst. The user must
not issue another command to the same bank until the
precharge time (tRP) is completed. This is determined as
if an explicit PRECHARGE command was issued at the
earliest possible time.
BURST TERMINATE
The BURST TERMINATE command is used to truncate
either fixed-length or full-page bursts. The most recently
registered READ or WRITE command prior to the BURST
TERMINATE command will be truncated.
AUTO REFRESH
AUTO REFRESH is used during normal operation of
the SDRAM and is analagous to CAS#-BEFORE-RAS#
(CBR) REFRESH in conventional DRAMs. This command
is nonpersistent, so it must be issued each time a refresh
is required.
The addressing is generated by the internal refresh
controller. This makes the address bits “Don’t Care” during
an AUTO REFRESH command. The 64Mb SDRAM requires
4,096 AUTO REFRESH cycles every refresh period (tREF),
regardless of width option. Providing a distributed AUTO
REFRESH command will meet the refresh requirement
and ensure that each row is refreshed. Alternatively, 4,096
AUTO REFRESH commands can be issued in a burst at
the minimum cycle rate (tRC), once every refresh period
(tREF).
SELF REFRESH*
The SELF REFRESH command can be used to retain data
in the SDRAM, even if the rest of the system is powered
down. When in the self refresh mode, the SDRAM retains
data without external clocking. The SELF REFRESH
command is initiated like an AUTO REFRESH command
except CKE is disabled (LOW). Once the SELF REFRESH
command is registered, all the inputs to the SDRAM become
“Don’t Care,” with the exception of CKE, which must remain
LOW.
Once self refresh mode is engaged, the SDRAM provides
its own internal clocking, causing it to perform its own AUTO
REFRESH cycles. The SDRAM must remain in self refresh
mode for a minimum period equal to tRAS and may remain
in self refresh mode for an indefinite period beyond that.
The procedure for exiting self refresh requires a sequence of
commands. First, CK must be stable (stable clock is defined
as a signal cycling within timing constraints specified for
the clock pin) prior to CKE going back HIGH. Once CKE is
HIGH, the SDRAM must have NOP commands issued (a
minimum of two clocks) for tXSR, because time is required
for the completion of any internal refresh in progress.
Upon exiting the self refresh mode, AUTO REFRESH
commands must be issued as both SELF REFRESH and
AUTO REFRESH utilize the row refresh counter.
* Self refresh available in commercial and industial temperatures only.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
January 2005
Rev. 8
8 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com














页数 12 页
下载[ WEDPN4M64V.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
WEDPN4M64V4M x 64 SDRAMWhite Electronic Designs
White Electronic Designs

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap