DataSheet8.cn


PDF ( 数据手册 , 数据表 ) ST62P15C

零件编号 ST62P15C
描述 (ST62P15C / ST62P25C) 8-BIT MCU
制造商 ST Microelectronics
LOGO ST Microelectronics LOGO 


1 Page

No Preview Available !

ST62P15C 数据手册, 描述, 功能
ST6215C/ST6225C
8-BIT MCUs WITH A/D CONVERTER,
TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET
s Memories
– 2K or 4K bytes Program memory (OTP,
EPROM, FASTROM or ROM) with read-out
protection
– 64 bytes RAM
s Clock, Reset and Supply Management
– Enhanced reset system
– Low Voltage Detector (LVD) for Safe Reset
– Clock sources: crystal/ceramic resonator or
RC network, external clock, backup oscillator
(LFAO)
– Oscillator Safeguard (OSG)
– 2 Power Saving Modes: Wait and Stop
s Interrupt Management
– 4 interrupt vectors plus NMI and RESET
– 20 external interrupt lines (on 2 vectors)
– 1 external non-interrupt line
s 20 I/O Ports
– 20 multifunctional bidirectional I/O lines
– 16 alternate function lines
– 4 high sink outputs (20mA)
s 2 Timers
– Configurable watchdog timer
– 8-bit timer/counter with a 7-bit prescaler
s Analog Peripheral
– 8-bit ADC with 16 input channels
s Instruction Set
– 8-bit data manipulation
– 40 basic instructions
– 9 addressing modes
– Bit manipulation
PDIP28
S028
SS0P28
CDIP28W
(See Section 12.5 for Ordering Information)
s Development Tools
– Full hardware/software development package
Device Summary
Features
Program memory - bytes
RAM - bytes
Operating Supply
Clock Frequency
Operating Temperature
Packages
ST62T15C(OTP)
ST6215C(ROM)
ST62P15C(FASTROM)
ST62T25C(OTP)
ST6225C(ROM)
ST62P25C(FASTROM
2K
64
3.0V to 6V
8MHz Max
-40°C to +125°C
PDIP28 / SO28 / SSOP28
4K
ST62E25C(EPROM)
CDIP28W
July 2001
Rev. 3.2
1/105
1







ST62P15C pdf, 数据表
ST6215C/ST6225C
Pin n°
Pin Name
Main Function
(after Reset)
Alternate Function
14 PB5/Ain
15 PB4/Ain
16 PB3/Ain
17 PB2/Ain
18 PB1/Ain
19 PB0/Ain
20 PA7/Ain
21 PA6/Ain
22 PA5/Ain
23 PA4/Ain
24 PA3/ 20mA Sink
25 PA2/ 20mA Sink
26 PA1/ 20mA Sink
27 PA0/ 20mA Sink
28 VSS
I/O Pin B5 (IPU)
I/O Pin B4 (IPU)
I/O Pin B3 (IPU)
I/O Pin B2 (IPU)
I/O Pin B1 (IPU)
I/O Pin B0 (IPU)
I/O Pin A7 (IPU)
I/O Pin A6 (IPU)
I/O Pin A5 (IPU)
I/O Pin A4 (IPU)
I/O Pin A3 (IPU)
I/O Pin A2 (IPU)
I/O Pin A1 (IPU)
I/O Pin A0 (IPU)
S Ground
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Analog input
Legend / Abbreviations for Table 1:
I = input, O = output, S = supply, IPU = input pull-up
The input with pull-up configuration (reset state) is valid as long as the user software does not change it.
Refer to Section 8 "I/O PORTS" on page 38 for more details on the software configuration of the I/O ports.
8/105
6







ST62P15C equivalent, schematic
ST6215C/ST6225C
3.3 OPTION BYTES
Each device is available for production in user pro-
grammable versions (OTP) as well as in factory
coded versions (ROM). OTP devices are shipped
to customers with a default content (00h), while
ROM factory coded parts contain the code sup-
plied by the customer. This implies that OTP de-
vices have to be configured by the customer using
the Option Bytes while the ROM devices are facto-
ry-configured.
The two option bytes allow the hardware configu-
ration of the microcontroller to be selected.
The option bytes have no address in the memory
map and can be accessed only in programming
mode (for example using a standard ST6 program-
ming tool).
In masked ROM devices, the option bytes are
fixed in hardware by the ROM code (see Section
12.6.2 "ROM Version" on page 98). It is therefore
impossible to read the option bytes.
The option bytes can be only programmed once. It
is not possible to change the selected options after
they have been programmed.
In order to reach the power consumption value in-
dicated in Section 11.4, the option byte must be
programmed to its default value. Otherwise, an
over-consumption will occur.
MSB OPTION BYTE
Bits 15:10 = Reserved, must be always cleared.
0: Low Voltage Detector disabled
1: Low Voltage Detector enabled.
LSB OPTION BYTE
Bit 7 = PROTECT Readout Protection.
This option bit enables or disables external access
to the internal program memory.
0: Program memory not read-out protected
1: Program memory read-out protected
Bit 6 = OSC Oscillator selection.
This option bit selects the main oscillator type.
0: Quartz crystal, ceramic resonator or external
clock
1: RC network
Bits 5:4 = Reserved, must be always cleared.
Bit 3 = NMI PULL NMI Pull-Up on/off.
This option bit enables or disables the internal pull-
up on the NMI pin.
0: Pull-up disabled
1: Pull-up enabled
Bit 2 = TIM PULL TIMER Pull-Up on/off.
This option bit enables or disables the internal pull-
up on the TIMER pin.
0: Pull-up disabled
1: Pull-up enabled
Bit 9 = EXTCNTL External STOP MODE control.
0: EXTCNTL mode not available. STOP mode is
not available with the watchdog active.
1: EXTCNTL mode available. STOP mode is avail-
able with the watchdog active by setting NMI pin
to one.
Bit 8 = LVD Low Voltage Detector on/off.
This option bit enable or disable the Low Voltage
Detector (LVD) feature.
Bit 1 = WDACT Hardware or software watchdog.
This option bit selects the watchdog type.
0: Software (watchdog to be enabled by software)
1: Hardware (watchdog always enabled)
Bit 0 = OSGEN Oscillator Safeguard on/off.
This option bit enables or disables the oscillator
Safeguard (OSG) feature.
0: Oscillator Safeguard disabled
1: Oscillator Safeguard enabled
MSB OPTION BYTE
15
87
LSB OPTION BYTE
0
Reserved
EXT
CTL
LVD
PRO-
TECT
OSC
Res.
Res.
NMI
PULL
TIM
PULL
WD
ACT
OSG
EN
Default
Value
X
X
X
X
X
X
X
X
X
X
X
X
X
X
XX
16/105
1










页数 30 页
下载[ ST62P15C.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
ST62P15C(ST62P15C / ST62P25C) 8-BIT MCUST Microelectronics
ST Microelectronics

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap