DataSheet8.cn


PDF ( 数据手册 , 数据表 ) S80C851-6B44

零件编号 S80C851-6B44
描述 CMOS single-chip 8-bit microcontroller with on-chip EEPROM
制造商 Philips
LOGO Philips LOGO 


1 Page

No Preview Available !

S80C851-6B44 数据手册, 描述, 功能
INTEGRATED CIRCUITS
80C851/83C851
CMOS single-chip 8-bit microcontroller
with on-chip EEPROM
Product specification
Supersedes data of 1992 Nov 25
IC20 Data Handbook
1998 Jul 03
Philips
Semiconductors







S80C851-6B44 pdf, 数据表
Philips Semiconductors
CMOS single-chip 8-bit microcontroller
with on-chip EEPROM
Product specification
80C851/83C851
1998 Jul 03
765
IFE
EEINT
EWP
43210
– – ECNTRL3 ECNTRL2 ECNTRL1 ECNTRL0
Bit Symbol
ECNTRL.7 IFE
ECNTRL.6 EEINT
ECNTRL.5 EWP
ECNTRL.4
ECCTRL.3–
ECNTRL.0
Function
Active high EEPROM interrupt flag: set by the sequencer or by software;
reset by software.
When set and enabled, this flag forces an interrupt to the same vector as the
serial port interrupt (see Interrupt section).
EEPROM interrupt enable: set and reset by software (active high).
Erase/write in progress flag: set and reset by the sequencer (active high).
When EWP is set, access to the EEPROM is not possible. EWP cannot be set or
reset by software.
Reserved.
See table below.
Operation
Byte mode
Row erase
Page write*
Page erase/write*
block erase
*Future products.
ECNTRL.3
0
1
1
ECNTRL.2
0
1
0
ECNTRL.1
0
0
1
ECNTRL.0
0
0
0
Byte mode:
Read mode:
Write mode:
Row erase:
Page write:
Page erase/write:
Block erase:
Normal EEPROM mode, default mode after reset. In this mode, data can be read and
written to one byte at a time.
This is the default mode when byte mode is selected. This means that the contents of the
addressed byte are available in the data register.
This mode is activated by writing to the data register. The address register must be loaded
first. Since the old contents are read first (by default), this allows the sequencer to decide
whether an erase/write or write cycle only (data = 00H) is required.
In this mode, the addressed row is cleared. The three LSBs of EADRL are not significant,
i.e. the 8 bytes addressed by EADRL are cleared in the same time normally needed to clear
one byte (tROWERASE = tE = tW). For the following write modes, only the write and not the
erase/write cycle is required. For example, using the row erase mode, programming 8 bytes
takes tTOTOAL = tE + 8 × tW compared to tTOTAL = 8 × tE + 8 × tW (tE = tERASE tW = tWRITE).
For future products.
For future products.
In this mode all 256 bytes are cleared. The byte containing the security bits is also cleared.
tBLOCKERASE = tE. The contents of EADRH, EADRL and EDAT are insignificant.
Program Sequences and Register Contents after Reset
The contents of the EEPROM registers after a Reset are the default values:
EADRH = 1xxxxxxxB (security bit address)
EADRL
= 00H
(security bit address)
ETIM
= 08H
(minimum erase time with the lowest permissible oscillator frequency)
ECNTRL = 00H
(Byte mode, read)
EDAT
= xxH
(security bit)
Initialize:
MOV ETIM, ..
MOV EADRH, ..
Read:
MOV EADRL, ..
MOV .., EDAT
Write:
MOV EADRL, ..
MOV EDAT, ..
Erase row: MOV EADRL, ..
Row address. 3LSBs don’t care
MOV ECNTRL, #0CH
Erase row mode
MOV EDAT, .. (EDAT) don’t care
Erase block: MOV ECNTRL, 0AH
Erase block mode
MOV EDAT, .. (EDAT) don’t care
If the security bit is to be altered, the program generally starts as follows:
MOV EADRH, #80H
MOV EADRL, #00H
Figure 2. Control Register (ECNTRL)
8







S80C851-6B44 equivalent, schematic
Philips Semiconductors
CMOS single-chip 8-bit microcontroller
with on-chip EEPROM
Product specification
80C851/83C851
Table 4. External Clock Drive XTAL1
SYMBOL
PARAMETER
tCLCL
Oscillator clock period
tHIGH
HIGH time
tLOW
LOW time
tr Rise time
tf Fall time
tCY Cycle time1
NOTE:
1. tCY = 12 tCLCL.
VARIABLE CLOCK
f = 1.2 – 16MHz
MIN MAX
63 833
20 tCLCL – tLOW
20 tCLCL – tHIGH
– 20
– 20
0.75 10
VARIABLE CLOCK
f = 3.5 – 24MHz
MIN MAX
42 286
17 tCLCL – tLOW
17 tCLCL – tHIGH
–5
–5
0.5 3.43
UNIT
ns
ns
ns
ns
ns
ms
VDD–0.5
0.45V
0.7VDD
0.2VDD–0.1
tCHCL
tCLCX
tCHCX
tCLCH
tCLCL
Figure 8. External Clock Drive
2.4V
2.0V
0.45V
0.8V
NOTE:
AC inputs during testing are driven at 2.4V for a logic ‘1’ and 0.45V for a logic ‘0’.
Timing measurements are made at 2.0V min for a logic ‘1’ and 0.8V for a logic ‘0’.
Figure 9. AC Testing Input/Output
VLOAD+0.1V
VLOAD
VLOAD–0.1V
TIMING
REFERENCE
POINTS
VOH–0.1V
VOL+0.1V
NOTE:
For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs, and begins to float when a 100mV change
≥ ±from the loaded VOH/VOL level occurs. IOH/IOL
20mA.
Figure 10. Float Waveform
1998 Jul 03
16










页数 22 页
下载[ S80C851-6B44.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
S80C851-6B44CMOS single-chip 8-bit microcontroller with on-chip EEPROMPhilips
Philips

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap