DataSheet8.cn


PDF ( 数据手册 , 数据表 ) S80C552-CA68

零件编号 S80C552-CA68
描述 Single-chip 8-bit microcontroller
制造商 Philips
LOGO Philips LOGO 


1 Page

No Preview Available !

S80C552-CA68 数据手册, 描述, 功能
INTEGRATED CIRCUITS
80C552/83C552
Single-chip 8-bit microcontroller
Product specification
Supersedes data of 1998 Jan 06
IC20 Data Handbook
1998 Aug 13
Philips
Semiconductors







S80C552-CA68 pdf, 数据表
Philips Semiconductors
Single-chip 8-bit microcontroller
Product specification
80C552/83C552
PIN DESCRIPTION (Continued)
MNEMONIC
PIN NO.
PLCC
QFP
TYPE
NAME AND FUNCTION
VSS
PSEN
36, 37
47
34-36
48
I Two Digital ground pins.
O Program Store Enable: Active-low read strobe to external program memory.
ALE 48 49 O Address Latch Enable: Latches the low byte of the address during accesses to external
memory. It is activated every six oscillator periods. During an external data memory
access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles
CMOS inputs without an external pull-up.
EA 49 50 I External Access: When EA is held at TTL level high, the CPU executes out of the internal
program ROM provided the program counter is less than 8192. When EA is held at TTL
low level, the CPU executes out of external program memory. EA is not allowed to float.
AVREF–
58 59 I Analog to Digital Conversion Reference Resistor: Low-end.
AVREF+
59 60 I Analog to Digital Conversion Reference Resistor: High-end.
AVSS
60 61 I Analog Ground
AVDD
61 63 I Analog Power Supply
NOTE:
1. To avoid “latch-up” effect at power-on, the voltage on any pin at any time must not be higher or lower than VDD + 0.5V or VSS – 0.5V,
respectively.
OSCILLATOR
CHARACTERISTICS
XTAL1 and XTAL2 are the input and output,
respectively, of an inverting amplifier. The
pins can be configured for use as an on-chip
oscillator, as shown in the logic symbol,
page 2.
To drive the device from an external clock
source, XTAL1 should be driven while XTAL2
is left unconnected. There are no
requirements on the duty cycle of the
external clock signal, because the input to
the internal clock circuitry is through a
divide-by-two flip-flop. However, minimum
and maximum high and low times specified in
the data sheet must be observed.
RESET
A reset is accomplished by holding the RST
pin high for at least two machine cycles (24
oscillator periods), while the oscillator is
running. To insure a good power-on reset, the
RST pin must be high long enough to allow
the oscillator time to start up (normally a few
milliseconds) plus two machine cycles. At
power-on, the voltage on VDD and RST must
come up at the same time for a proper
start-up.
IDLE MODE
In the idle mode, the CPU puts itself to sleep
while some of the on-chip peripherals stay
active. The instruction to invoke the idle
mode is the last instruction executed in the
normal operating mode before the idle mode
is activated. The CPU contents, the on-chip
RAM, and all of the special function registers
remain intact during this mode. The idle
mode can be terminated either by any
enabled interrupt (at which time the process
is picked up at the interrupt service routine
and continued), or by a hardware reset which
starts the processor in the same manner as a
power-on reset.
POWER-DOWN MODE
In the power-down mode, the oscillator is
stopped and the instruction to invoke
power-down is the last instruction executed.
Only the contents of the on-chip RAM are
preserved. A hardware reset is the only way
to terminate the power-down mode. The
control bits for the reduced power modes are
in the special function register PCON. Table 1
shows the state of the I/O ports during low
current operating modes.
ROM CODE PROTECTION
(83C552)
The 83C552 has an additional security
feature. ROM code protection may be
selected by setting a mask–programmable
security bit (i.e., user dependent). This
feature may be requested during ROM code
submission. When selected, the ROM code
is protected and cannot be read out at any
time by any test mode or by any instruction in
the external program memory space.
The MOVC instructions are the only
instructions that have access to program
code in the internal or external program
memory. The EA input is latched during
RESET and is “don’t care” after RESET
(also if the security bit is not set). This
implementation prevents reading internal
program code by switching from external
program memory to internal program memory
during a MOVC instruction or any other
instruction that uses immediate data.
Table 1. External Pin Status During Idle and Power-Down Modes
MODE
PROGRAM
MEMORY
ALE
PSEN
PORT 0 PORT 1
Idle
Internal
1
1
Data
Data
Idle
External
1
1
Float
Data
Power-down
Internal
0
0
Data
Data
Power-down
External
0
0
Float
Data
PORT 2
Data
Address
Data
Data
PORT 3
Data
Data
Data
Data
PORT 4
Data
Data
Data
Data
PWM0/
PWM1
1
1
1
1
1998 Aug 13
8







S80C552-CA68 equivalent, schematic
Philips Semiconductors
Single-chip 8-bit microcontroller
Product specification
80C552/83C552
EXPLANATION OF THE AC SYMBOLS
Each timing symbol has five characters. The Q – Output data
first character is always ‘t’ (= time). The other R – RD signal
characters, depending on their positions,
t – Time
indicate the name of a signal or the logical
V – Valid
status of that signal. The designations are:
W – WR signal
A – Address
X – No longer a valid logic level
C – Clock
Z – Float
D – Input data
H – Logic level high
Examples: tAVLL = Time for address valid to
ALE low.
I – Instruction (program memory contents)
L – Logic level low, or ALE
tLLPL = Time for ALE low to
PSEN low.
P – PSEN
ALE
PSEN
PORT 0
PORT 2
tLHLL
tAVLL
tLLPL
tLLIV
tPLPH
tPLIV
tLLAX
tPLAZ
tPXIX
tPXIZ
A0–A7
INSTR IN
tAVIV
A8–A15
A0–A7
A8–A15
Figure 2. External Program Memory Read Cycle
ALE
PSEN
RD
PORT 0
PORT 2
tWHLH
tLLDV
tLLWL
tRLRH
tAVLL
tLLAX
A0–A7
FROM RI OR DPL
tRLAZ
tRLDV
tRHDX
DATA IN
tAVWL
tAVDV
P2.0–P2.7 OR A8–A15 FROM DPH
tRHDZ
A0–A7 FROM PCL
A8–A15 FROM PCH
1998 Aug 13
Figure 3. External Data Memory Read Cycle
16
INSTR IN










页数 24 页
下载[ S80C552-CA68.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
S80C552-CA68Single-chip 8-bit microcontrollerPhilips
Philips

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap