DataSheet8.cn


PDF ( 数据手册 , 数据表 ) NM24C16

零件编号 NM24C16
描述 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
制造商 Fairchild
LOGO Fairchild LOGO 


1 Page

No Preview Available !

NM24C16 数据手册, 描述, 功能
NM24C16/17 – 16K-Bit Standard 2-Wire Bus
Interface Serial EEPROM
February 2000
General Description
The NM24C16/17 devices are 16,384 bits of CMOS non-volatile
electrically erasable memory. These devices conform to all speci-
fications in the Standard IIC 2-wire protocol and are designed to
minimize device pin count, and simplify PC board layout require-
ments.
The upper half (upper 8Kbit) of the memory of the NM24C17 can be
write protected by connecting the WP pin to VCC. This section of
memory then becomes unalterable unless WP is switched to VSS.
This communications protocol uses CLOCK (SCL) and DATA
I/O (SDA) lines to synchronously clock data between the master
(for example a microprocessor) and the slave EEPROM device(s).
The Standard IIC protocol allows for a maximum of 16K of
EEPROM memory which is supported by the Fairchild family in
2K, 4K, 8K, and 16K devices, allowing the user to configure the
memory as the application requires with any combination of
EEPROMs. In order to implement higher EEPROM memory
densities on the IIC bus, the Extended IIC protocol must be used.
(Refer to the NM24C32 or NM24C65 datasheets for more infor-
mation.)
Fairchild EEPROMs are designed and tested for applications requir-
ing high endurance, high reliability and low power consumption.
Block Diagram
VCC
VSS
WP
SDA
SCL
START
STOP
LOGIC
SLAVE ADDRESS
REGISTER
CONTROL
LOGIC
Features
I Extended operating voltage 2.7V – 5.5V
I 400 KHz clock frequency (F) at 2.7V - 5.5V
I 200µA active current typical
10µA standby current typical
1µA standby current typical (L)
0.1µA standby current typical (LZ)
I IIC compatible interface
– Provides bi-directional data transfer protocol
I Schmitt trigger inputs
I Sixteen byte page write mode
– Minimizes total write time per byte
I Self timed write cycle
Typical write cycle time of 6ms
I Hardware Write Protect for upper half (NM24C17 only)
I Endurance: 1,000,000 data changes
I Data retention greater than 40 years
I Packages available: 8-pin DIP, 8-pin SO, and 8-pin TSSOP
I Available in three temperature ranges
- Commercial: 0° to +70°C
- Extended (E): -40° to +85C
- Automotive (V): -40° to +125°C
H.V. GENERATION
TIMING &CONTROL
XDEC
E2PROM
ARRAY
WORD
ADDRESS
COUNTER
R/W YDEC
CK
DIN
DATA REGISTER
DOUT
© 1998 Fairchild Semiconductor Corporation
NM24C16/17 Rev. G
1
DS500072-1
www.fairchildsemi.com







NM24C16 pdf, 数据表
Pin Descriptions
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the device.
Serial Data (SDA)
SDA is a bi-directional pin used to transfer data into and out of the
device. It is an open drain output and may be wireORed with any
number of open drain or open collector outputs.
Write Protect (WP) (NM24C17 Only)
If tied to VCC, PROGRAM operations onto the upper half (upper
8Kbit) of the memory will not be executed. READ operations are
possible. If tied to VSS, normal operation is enabled, READ/
WRITE over the entire memory is possible.
This feature allows the user to assign the upper half of the memory
as ROM which can be protected against accidental programming.
When write is disabled, slave address and word address will be
acknowledged but data will not be acknowledged.
This pin has an internal pull-down circuit. However, on systems
where write protection is not required it is recommended that this
pin is tied to VSS.
Device Selection Inputs A2, A1 and A0 (as
appropriate)
These inputs collectively serve as chip selectsignal to an
EEPROM when multiple EEPROMs are present on the same IIC
bus. Hence these inputs, if present, should be connected to VCC
or VSS in a unique manner to allow proper selection of an EEPROM
amongst multiple EEPROMs. During a typical addressing se-
quence, every EEPROM on the IIC bus compares the configura-
tion of these inputs to the respective 3 bit Device/Page block
selectioninformation (part of slave address) to determine a valid
selection. For e.g. if the 3 bit Device/Page block selectionis 1-
0-1, then the EEPROM whose Device Selection inputs(A2, A1
and A0) are connected to VCC-VSS-VCC respectively, is selected.
Depending on the density, only appropriate number of Device
Selection inputsare provided on an EEPROM. For every Device
selection inputthat is not present on the device, the correspond-
ing bit in the Device/Page block selectionfield is used to select
a Page Blockwithin the device instead of the device itself.
Following table illustrates the above:
Device Operation
The NM24C16/17 supports a bi-directional bus oriented protocol.
The protocol defines any device that sends data onto the bus as
a transmitter and the receiving device as the receiver. The device
controlling the transfer is the master and the device that is
controlled is the slave. The master will always initiate data
transfers and provide the clock for both transmit and receive
operations. Therefore, the NM24C16/17 will be considered a
slave in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL LOW.
SDA state changes during SCL HIGH are reserved for indicating
start and stop conditions. Refer to Figure 1 and Figure 2 on next
page.
Start Condition
All commands are preceded by the start condition, which is a
HIGH to LOW transition of SDA when SCL is HIGH. The NM24C16/
17 continuously monitors the SDA and SCL lines for the start
condition and will not respond to any command until this condition
has been met.
Stop Condition
All communications are terminated by a stop condition, which is a
LOW to HIGH transition of SDA when SCL is HIGH. The stop
condition is also used by the NM24C16/17 to place the device in
the standby power mode, except when a Write operation is being
executed, in which case a second stop condition is required after
tWR period, to place the device in standby mode.
EEPROM
Density
2k bit
4k bit
8k bit
16k bit
Number of
Page Blocks
1
2
4
8
Device Selection Inputs
Provided
A0 A1 A2
A1 A2
— — A2
———
Address Bits
Selecting Page Block
None
A0
A0 and A1
A0, A1 and A2
Note that even when just one EEPROM present on the IIC bus,
these pins should be tied to VCC or VSS to ensure proper termina-
tion.
NM24C16/17 Rev. G
8 www.fairchildsemi.com














页数 14 页
下载[ NM24C16.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
NM24C1616K-Bit Standard 2-Wire Bus Interface Serial EEPROMFairchild
Fairchild
NM24C16U(NM24C16U / NM24C17U) 16K-Bit Serial EEPROM 2-Wire Bus InterfaceFairchild Semiconductor
Fairchild Semiconductor
NM24C1716K-Bit Standard 2-Wire Bus Interface Serial EEPROMFairchild
Fairchild
NM24C17U(NM24C16U / NM24C17U) 16K-Bit Serial EEPROM 2-Wire Bus InterfaceFairchild Semiconductor
Fairchild Semiconductor

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap