|
|
零件编号 | V826516K04S | ||
描述 | 2.5 VOLT 16M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE | ||
制造商 | Mosel Vitelic Corp | ||
LOGO | |||
1 Page
MOSEL VITELIC
V826516K04S
2.5 VOLT 16M x 64 HIGH PERFORMANCE
UNBUFFERED DDR SDRAM MODULE
PRELIMINARY
Features
■ 184 Pin Unbuffered 16,777,216 x 64 bit
Organization DDR SDRAM Modules
■ Utilizes High Performance 16M x 8 DDR
SDRAM in TSOPII-66 Packages
■ Single +2.5V (± 0.2V) Power Supply
■ Programmable CAS Latency, Burst Length, and
Wrap Sequence (Sequential & Interleave)
■ Auto Refresh (CBR) and Self Refresh
■ All Inputs, Outputs are SSTL-2 Compatible
■ 4096 Refresh Cycles every 64 ms
■ Serial Presence Detect (SPD)
■ DDR SDRAM Performance
Component Used B1 B0 A1 Units
tCK Clock Frequency 143 133 125 MHz
(max.)
(PC266A) (PC266B) (PC200)
tAC Clock Cycle Time
7
7.5
8 ns
CAS Latency = 2.5
Description
The V826516K04S memory module is organized
16,777,216 x 64 bits in a 184 pin memory module.
The 16M x 64 memory module uses 8 Mosel-Vitelic
16M x 8 DDR SDRAM. The x64 modules are ideal
for use in high performance computer systems
where increased memory density and fast access
times are required.
V826516K04S Rev. 1.1 March 2002
1
MOSEL VITELIC
V826516K04S
DDR SDRAM Module IDD Spec Table
B1(DDR266@CL=2) B0(DDR266@CL=2.5)
Symbol
typical
worst
typical
worst
IDD0
720 760 720 760
IDD1
1120
1200
1120
1200
IDD2P
168 200 168 200
IDD2F
320 360 320 360
IDD2Q
240 280 240 280
IDD3P
200 240 200 240
IDD3N
320 360 320 360
IDD4R
1200
1320
1200
1320
IDD4W
1080
1200
1080
1200
IDD5
1560
1640
1560
1640
IDD6 Normal
16
16
16
16
Low power
8
8
8
8
IDD7
2080
2240
2080
2240
A1(DDR200@CL=2)
typical
worst
640 680
1000
1080
152 184
280 320
216 256
160 200
240 280
1000
1120
840 960
1140
1520
16 16
88
2000
2200
Unit
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
AC Characteristics (AC operating conditions unless otherwise noted)
(PC266A)
Parameter
Symbol Min Max
Row Cycle Time
Auto Refresh Row Cycle Time
Row Active Time
Row Address to Column Address Delay
Row Active to Row Active Delay
Column Address to Column Address Delay
Row Precharge Time
Write Recovery Time
Last Data-In to Read Command
Auto Precharge Write Recovery + Precharge
Time
tRC
tRFC
tRAS
tRCD
tRRD
tCCD
tRP
tWR
tDRL
tDAL
60 -
67 -
45 120K
18 -
14 -
1-
18 -
15 -
1-
35 -
System Clock Cycle Time CAS Latency = 2.5
CAS Latency = 2
tCK
7 12
7.5 12
Clock High Level Width
Clock Low Level Width
Data-Out edge to Clock edge Skew
tCH 0.45 0.55
tCL 0.45 0.55
tAC -0.75 0.75
(PC266B)
Min Max
65 -
75 -
48 120K
20 -
15 -
1-
20 -
15 -
1-
35 -
7.5
10
0.45
0.45
-0.75
12
12
0.55
0.55
0.75
(PC200)
Min Max Unit Note
70 - ns
80 - ns
50 120K ns
20 - ns
15 - ns
1 - CLK
20 - ns
15 - ns
1 - CLK
35 - ns
8 12 ns
10 12 ns
0.45 0.55 CLK
0.45 0.55 CLK
-0.8 0.8 ns
V826516K04S Rev. 1.1 March 2002
8
|
|||
页数 | 13 页 | ||
下载 | [ V826516K04S.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
V826516K04S | 2.5 VOLT 16M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE | Mosel Vitelic Corp |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |