|
|
零件编号 | IW4013BN | ||
描述 | Dual D Flip-Flop High-Voltage Silicon-Gate CMOS | ||
制造商 | ETC | ||
LOGO | |||
1 Page
TECHNICAL DATA
Dual D Flip-Flop
High-Voltage Silicon-Gate CMOS
IW4013B
The IW4013B consists of two identical, independent data-type flip-
flops. Each flip-flop has independent data, set, reset, and clock inputs
and Q and Q outputs. These devices can be used for shift register
applications, and, by connecting Q output to the data input, for counter
and toggle applications. The logic level present at the D input is
transferred to the Q output during the positive-going transition of the
clock pulse. Setting or resetting is independent of the clock and is
accomplished by a high level on the set or reset line, respectively.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-
temperature range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
IW4013BN Plastic
IW4013BD SOIC
TA = -55° to 125° C for all packages
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 14 =VCC
PIN 7 = GND
FUNCTION TABLE
Inputs
Clock Data Reset Set
L LL
H LL
X LL
X X HL
X X LH
X X HH
Outputs
QQ
LH
HL
QQ
LH
HL
HH
X = don’t care
19
|
|||
页数 | 5 页 | ||
下载 | [ IW4013BN.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
IW4013B | Dual D Flip-Flop High-Voltage Silicon-Gate CMOS | ETC |
IW4013B | Dual D-Type Flip-Flop | IK Semiconductor |
IW4013BD | Dual D Flip-Flop High-Voltage Silicon-Gate CMOS | ETC |
IW4013BN | Dual D Flip-Flop High-Voltage Silicon-Gate CMOS | ETC |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |