DataSheet8.cn


PDF ( 数据手册 , 数据表 ) HS-3282

零件编号 HS-3282
描述 CMOS ARINC Bus Interface Circuit
制造商 Intersil Corporation
LOGO Intersil Corporation LOGO 


1 Page

No Preview Available !

HS-3282 数据手册, 描述, 功能
HS-3282
REFERENCE AN400
March 1997
CMOS ARINC Bus Interface Circuit
Features
• ARlNC Specification 429 Compatible
• Data Rates of 100 Kilobits or 12.5 Kilobits
• Separate Receiver and Transmitter Section
• Dual and Independent Receivers, Connecting Directly
to ARINC Bus
• Serial to Parallel Receiver Data Conversion
• Parallel to Serial Transmitter Data Conversion
• Word Lengths of 25 or 32 Bits
• Parity Status of Received Data
• Generate Parity of Transmitter Data
• Automatic Word Gap Timer
• Single 5V Supply
• Low Power Dissipation
• Full Military Temperature Range
Ordering Information
PACKAGE
CERDIP
SMD#
CLCC
SMD#
TEMP. RANGE
-55oC to +125oC
PART NUMBER
HS1-3282-8
PKG.
NO.
F40.6
-40oC to +85oC
-55oC to +125oC
5962-8688001QA
HS4-3282-9+
HS4-3282-8
F40.6
J44.A
J44.A
5962-8688001XA J44.A
Description
The HS-3282 is a high performance CMOS bus interface
circuit that is intended to meet the requirements of ARINC
Specification 429, and similar encoded, time multiplexed
serial data protocols. This device is intended to be used with
the HS-3182, a monolithic Dl bipolar differential line driver
designed to meet the specifications of ARINC 429. The
ARINC 429 bus interface circuit consists of two (2) receivers
and a transmitter operating independently as shown in
Figure 1. The two receivers operate at a frequency that is ten
(10) times the receiver data rate, which can be the same or
different from the transmitter data rate. Although the two
receivers operate at the same frequency, they are
functionally independent and each receives serial data asyn-
chronously. The transmitter section of the ARINC bus
interface circuit consists mainly of a First-In First-Out (FIFO)
memory and timing circuit. The FIFO memory is used to hold
up to eight (8) ARINC data words for transmission serially.
The timing circuit is used to correctly separate each ARINC
word as required by ARINC Specification 429. Even though
ARINC Specification 429 specifies a 32-bit word, including
parity, the HS-3282 can be programmed to also operate with
a word length of 25 bits. The incoming receiver data word
parity is checked, and a parity status is stored in the receiver
latch and output on Pin BD08 during the 1st word. [A logic
“0” indicates that an odd number of logic “1” s were received
and stored; a logic “1” indicates that an even number of logic
“1”s were received and stored]. In the transmitter the parity
generator will generate either odd or even parity depending
upon the status of PARCK control signal. A logic “0” on BD12
will cause odd parity to be used in the output data stream.
Versatility is provided in both the transmitter and receiver by
the external clock input which allows the bus interface circuit
to operate at data rates from 0 to 100 kilobits. The external
clock must be ten (10) times the data rate to insure no data
ambiguity.
The ARINC bus interface circuit is fully guaranteed to
support the data rates of ARINC specification 429 over both
the voltage (±5%) and full military temperature range. It
interfaces with UL, CMOS or NMOS support circuitry, and
uses the standard 5-volt VCC supply.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
5-183
File Number 2964.2







HS-3282 pdf, 数据表
HS-3282
429D11 (A)
429D11 (B)
WLSEL
SELF
TEST
2
LINE
RECEIV.
3 ER 1
SEL
RCV CLK
RCVSEL
WORD GAP WDCNT 1
TXSEL
DATA CLOCK
DATA S/R 1
32
S/DENB
SLF
TEST
S/D
DECODER
WDCNT 1
WDCNT 2
LATCH 1
16
16
16
16
SEL EN1
16
SEL 1
16
SEL 2
CLK
37
RCV
TX
TIMING
RCV
CLK
TX
CLK
11
TX CLK
38
VCC
1
CONTROL
WORD
REGISTER
GND
21
SLF TST
(BD05)
S/D ENB1
(BD06)
S/D ENB2
(BD09)
X1 (BD07)
Y1 (BD06)
X2 (BD10)
Y2 (BD11)
PARCK
(BD12)
TXSEL
(BD13)
RCVSEL
(BD14)
WLSEL
(BD15)
TX CLK
WLSEL
34
CWSTR
429D12 (A)
429D12 (B)
S/D CODER
4
LINE
RECEIV.
5 ER 2
SEL
SELF
TEST
WLSEL
RCV CLK
39 6 7
LATCH 2
32
DATA S/R 2
SEL EN2
16
DATA CLOCK
11 - 20
WORD GAP
WDCNT 2
22 - 27
8 9 10
28 29
DD
F/F F/F
TX WORD
GAP
16 16
FIFO
8 x 31
PARITY
30 PARCK
33
ENTX
TXC
32
429D0
DRVR 31
429D0
SELF
TEST
MR D/R1 D/R2
SEL EN1 EN2
BD15-
BD00
DATA
BUS
PL1 PL2
TX/R
FIGURE 1. SINGLE CHIP ARINC 429 INTERFACE FUNCTIONAL BLOCK DIAGRAM
5-190














页数 15 页
下载[ HS-3282.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
HS-3282CMOS ARINC Bus Interface CircuitIntersil Corporation
Intersil Corporation

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap