DataSheet8.cn


PDF ( 数据手册 , 数据表 ) AD2S105

零件编号 AD2S105
描述 Three-Phase Current Conditioner
制造商 Analog Devices
LOGO Analog Devices LOGO 


1 Page

No Preview Available !

AD2S105 数据手册, 描述, 功能
a
FEATURES
Current Conditioning
Complete Vector Transformation on Silicon
Three-Phase 120° and Orthogonal 90° Signal
Transformation
Three-Phase Balance Diagnostic–Homopolar Output
DQ Manipulation
Real-Time Filtering
APPLICATIONS
AC Induction Motor Control
Spindle Drive Control
Pump Drive Control
Compressor Drive Control and Diagnostics
Harmonic Measurement
Frequency Analysis
Three-Phase Power Measurement
Three-Phase
Current Conditioner
AD2S105
FUNCTIONAL BLOCK DIAGRAM
Cosθ Sinθ
INPUT
DATA
STROBE
φ POSITION
PARALLEL
DATA
12 BITS
IS1
Cosθ
Cos (θ + 120°) IS2
IS3
Cos (θ + 240°)
Sinθ
Vds
SECTOR
MULTIPLIER
SINE AND
COSINE
MULTIPLIER
3φ-2φ
Vqs
SECTOR
MULTIPLIER
SINE AND
COSINE
MULTIPLIER
Vds'
Vqs'
BUSY
Cos θ + φ
Sin θ + φ
CONV1
CONV2
DECODE
Ia + Ib + Ic
3
HOMOPOLAR HOMOPOLAR +5V GND –5V
OUTPUT
REFERENCE
GENERAL DESCRIPTION
The AD2S105 performs the vector rotation of three-phase 120
degree or two-phase 90 degree sine and cosine signals by trans-
ferring these inputs into a new reference frame which is controlled
by the digital input angle φ. Two transforms are included in the
AD2S105. The first is the Clarke transform which computes
the sine and cosine orthogonal components of a three-phase in-
put. These signals represent real and imaginary components
which then form the input to the Park transform. The Park
transform relates the angle of the input signals to a reference
frame controlled by the digital input port. The digital input
port on the AD2S105 is a 12-bit/parallel natural binary port.
If the input signals are represented by Vds and Vqs, respectively,
where Vds and Vqs are the real and imaginary components, then
the transformation can be described as follows:
Vds' = Vds Cosφ – Vqs Sinφ
Vqs' = Vds Sinφ + Vqs Cosφ
Where Vds' and Vqs' are the output of the Park transform
and Sinφ, and Cosφ are the trigonometric values internally cal-
culated by the AD2S105 from the binary digital data φ.
The input section of the device can be configured to accept
either three-phase inputs, two-phase inputs of a three-phase
system, or two 90 degree input signals. The homopolar output
indicates an imbalance of a three-phase input only at a user-
specified level.
The digital input section will accept a resolution of up to 12 bits.
An input data strobe signal is required to synchronize the position
data and load this information into the device counters.
A two-phase rotated output facilitates the implementation of
multiple rotation blocks.
The AD2S105 is fabricated on LC2MOS and operates on
± 5 volt power supplies.
PRODUCT HIGHLIGHTS
Current Conditioning
The AD2S105 transforms the analog stator current signals (Is1,
Is2, Is3) using the digital angular signal (reference frame) into dc
values which represent direct current (Ids) and quadrature cur-
rent (Iqs). This transformation of the ac signals into dc values
simplifies the design of the analog-to-digital (A/D) conversion
scheme. The A/D conversion scheme is simplified as the band-
width sampling issues inherent in ac signal processing are
avoided and in most drive designs, simultaneous sampling of the
stator currents may not be necessary.
Hardware Peripheral for Standard Microcontroller and DSP
Systems
The AD2S105 off-loads the time consuming Cartesian transfor-
mations from digital processors and benchmarks show a signifi-
cant speed improvement over single processor designs. AD2S105
transformation time = 2 µs.
Field Oriented Control of AC Motors
The AD2S105 accommodates all the necessary functions to pro-
vide a hardware solution for current conditioning in variable
speed control of ac synchronous and asynchronous motors.
Three-Phase Imbalance Detection
The AD2S105 can be used to sense imbalances in a three-phase
system via the homopolar output.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703







AD2S105 pdf, 数据表
AD2S105
TIMING DIAGRAMS
Busy Output
The BUSY output will go HI at the negative edge of the
STROBE input. This is used to synchronize digital input data
and load the digital angular rotation information into the device
counter. The BUSY output will remain HI for 2 µs, and go LO
until the next strobe negative edge occurs.
Strobe Input
The width of the positive STROBE pulse should be at least
100 ns, in order to successfully start the conversion. The maxi-
mum frequency of STROBE input is 366 kHz, i.e., there should
be at least 2.73 µs from the negative edge of one STROBE pulse
to the next rising edge. This is illustrated by the following tim-
ing diagram and table.
STROBE
BUSY
t1 t2
tr
t4
tf
t3
Figure 7. AD2S105 Timing Diagram
Note: Digital data should be stable 25 ns before and after posi-
tive strobe edge.
Table II. AD2S105 Timing Table
Parameter Min Typ Max Condition
t1 100 ns
STROBE Pulse Width
t2
30 ns
STROBE to BUSY
t3 1.7 µs
2.5 µs BUSY Pulse Width
t4
100 ns
BUSY to STROBE
tr
20 ns
BUSY Pulse Rise Time
with No Load
150 ns
BUSY Pulse Rise Time
with 68 pF Load
tf
10 ns
BUSY Pulse Fall Time
with No Load
120 ns
BUSY Pulse Fall Time
with 68 pF Load
TYPICAL CIRCUIT CONFIGURATION
Figure 8 shows a typical circuit configuration for the AD2S105
in a three phase, nominal level input mode (MODE2).
100nF
10µF
+5V
PH/OP1
1
41 MSB
38
AGND
PH/IP4
12
PH/IP3
AD2S105
TOP VIEW
34
PH/IP2
16
PH/IP1
23
30
27
–5V
100nF
10µF
LSB
GND
Figure 8. Typical Circuit Configuration
APPLICATIONS
Transformation Configuration
The AD2S105 can perform both forward and reverse transfor-
mations. The section “Theory of Operation” explains how the
chip operates with the core operator e+j, which performs a for-
ward transformation. The reverse transformation, e–j, is per-
formed by providing a negative angle φ. Figure 9 shows two
different phase input/output connections for AD2S105 reverse
transformation operation.
2 PHASE – 2 PHASE
FORWARD
TRANSFORMATION
AD2S105
Cosθ
Sinθ
e+jφ
Cos(θ + φ)
Sin(θ + φ)
REVERSE
TRANSFORMATION
AD2S105
Cosθ
Sinθ
e–jφ
Cos(θ φ)
Sin(θ φ)
3 PHASE – 2 PHASE
Cosθ
Cos(θ + 120°)
Cos(θ + 240°)
e+jφ
Cos(θ + φ)
Sin(θ + φ)
Cosθ
Cos(θ + 120°)
Cos(θ + 240°)
e–jφ
Cos(θ φ)
Sin(θ φ)
–1
Figure 9. Forward and Reverse Transformation Connections
–8– REV. 0














页数 12 页
下载[ AD2S105.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
AD2S100AC Vector ProcessorAnalog Devices
Analog Devices
AD2S105Three-Phase Current ConditionerAnalog Devices
Analog Devices

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap