|
|
零件编号 | MPC9773 | ||
描述 | 3.3 V 1:12 LVCMOS PLL Clock Generator | ||
制造商 | Freescale Semiconductor | ||
LOGO | |||
1 Page
Freescale Semiconductor
Technical Data
MPC9773
Rev 5, 08/2005
3.3 V 1:12 LVCMOS PLL Clock
Generator
MPC9773
The MPC9773 is a 3.3 V compatible, 1:12 PLL based clock generator targeted
for high-performance low-skew clock distribution in mid-range to high-
performance networking, computing, and telecom applications. With output
frequencies up to 240 MHz and output skews less than 250 ps the device meets
the needs of the most demanding clock applications.
Features
• 1:12 PLL based low-voltage clock generator
• 3.3 V power supply
• Internal power-on reset
• Generates clock signals up to 242.5 MHz
• Maximum output skew of 250 ps
• Differential PECL reference clock input
• Two LVCMOS PLL reference clock inputs
• External PLL feedback supports zero-delay capability
• Various feedback and output dividers (refer to Application Section)
• Supports up to three individual generated output clock frequencies
• Synchronous output clock stop circuitry for each individual output for power
down support
• Drives up to 24 clock lines
• Ambient temperature range -40°C to +85°C
• Pin and function compatible to the MPC973
• 52-lead Pb-free package available
3.3 V 1:12 LVCMOS
PLL CLOCK GENERATOR
FA SUFFIX
52-LEAD LQFP PACKAGE
CASE 848D-03
AE SUFFIX
52-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 848D-03
Functional Description
The MPC9773 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the
MPC9773 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The
reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match
the VCO frequency range. The MPC9773 features an extensive level of frequency programmability between the 12 outputs as
well as the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.
The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the
feedback frequency is independent of the output frequencies. This allows for very flexible programming of the input reference
versus output frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In addi-
tion, the output frequency can be less than the input frequency for applications where a frequency needs to be reduced by a non-
binary factor. The MPC9773 also supports the 180° phase shift of one of its output banks with respect to the other output banks.
The QSYNC outputs reflect the phase relationship between the QA and QC outputs and can be used for the generation of system
baseline timing signals.
The REF_SEL pin selects the LVPECL or the LVCMOS compatible inputs as the reference clock signal. Two alternative
LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass con-
figuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers,
bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics
do not apply.
The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK_STOP interface of the
MPC9773. The MPC9773 has an internal power-on reset.
The MPC9773 is fully 3.3 V compatible and requires no external loop filter components. All inputs (except PCLK) accept
LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission
lines. For series terminated transmission lines, each of the MPC9773 outputs can drive one or two traces, giving the devices an
effective fanout of 1:24. The device is pin and function compatible to the MPC973 and is packaged in a 52-lead LQFP package.
© Freescale Semiconductor, Inc., 2005. All rights reserved.
APPLICATIONS INFORMATION
MPC9773 Configurations
Configuring the MPC9773 amounts to properly configuring
the internal dividers to produce the desired output
frequencies. The output frequency can be represented by
this formula:
fOUT = fREF ⋅ M ÷ N
fREF PLL ÷VCO_SEL ÷N fOUT
÷M
where fREF is the reference frequency of the selected input
clock source (CCLKO, CCLK1 or PCLK), M is the PLL
feedback divider and N is an output divider. The PLL
feedback divider is configured by the FSEL_FB[2:0] and the
output dividers are individually configured for each output
bank by the FSEL_A[1:0], FSEL_B[1:0] and FSEL_C[1:0]
inputs.
The reference frequency fREF and the selection of the
feedback-divider M is limited by the specified VCO frequency
range. fREF and M must be configured to match the VCO
frequency range of 200 to 480 MHz in order to achieve stable
PLL operation:
fVCO,MIN ≤ (fREF ⋅ VCO_SEL ⋅ M) ≤ fVCO,MAX
The PLL post-divider VCO_SEL is either a divide-by-one
or a divide-by-two and can be used to situate the VCO into
the specified frequency range. This divider is controlled by
the VCO_SEL pin. VCO_SEL effectively extends the usable
input frequency range while it has no effect on the output to
reference frequency ratio.
The output frequency for each bank can be derived from
the VCO frequency and output divider:
fQA[0:3] = fVCO ÷ (VCO_SEL ⋅ NA)
fQB[0:3] = fVCO ÷ (VCO_SEL ⋅ NB)
fQC[0:3] = fVCO ÷ (VCO_SEL ⋅ NC)
Table 11. MPC9773 Divider
Divider
Function
VCO_SEL
Values
M PLL Feedback
FSEL_FB[0:3]
÷1 4, 6, 8, 10, 12, 16
÷2 8, 12, 16, 20, 24, 32, 40
NA Bank A Output
Divider FSEL_A[0:1]
÷1
÷2
4, 6, 8, 12
8, 12, 16, 24
NB Bank B Output
Divider FSEL_B[0:1]
÷1
÷2
4, 6, 8, 10
8, 12, 16, 20
NC Bank C Output
Divider FSEL_C[0:1]
÷1
÷2
2, 4, 6, 8
4, 8, 12, 16
Table 11 shows the various PLL feedback and output
dividers, and Figure 3 and Figure 4 display example
configurations for the MPC9773.
fREF = 33.3 MHz
CCLK0
CCLK1
CCLK_SEL
1 VCO_SEL
FB_IN
QA[3:0]
QB[3:0]
11 FSEL_A[1:0]
00 FSEL_B[1:0]
00 FSEL_C[1:0]
101 FSEL_FB[2:0]
QC[3:0]
QFB
MPC9773
33.3 MHz (Feedback)
33.3 MHz
100 MHz
200 MHz
MPC9773 example configuration (feedback of
QFB = 33.3 MHz, fVCO = 400 MHz, VCO_SEL = ÷1,
M = 12, NA = 12, NB = 4, NC = 2).
Frequency Range
Min
Max
Input
16.6 MHz
40 MHz
QA outputs
16.6 MHz
40 MHz
QB outputs
QC outputs
50 MHz
100 MHz
120 MHz
240 MHz
Figure 3. Example Configuration
fREF = 25 MHz
CCLK0
CCLK1
CCLK_SEL
1 VCO_SEL
FB_IN
QA[3:0]
QB[3:0]
00 FSEL_A[1:0]
00 FSEL_B[1:0]
00 FSEL_C[1:0]
011 FSEL_FB[2:0]
QC[3:0]
QFB
MPC9773
25 MHz (Feedback)
62.5 MHz
62.5 MHz
125 MHz
MPC9773 example configuration (feedback of
QFB = 25 MHz, fVCO = 250 MHz, VCO_SEL = ÷1,
M = 10, NA = 4, NB = 4, NC = 2).
Frequency Range
Min
Max
Input
20 MHz
48 MHz
QA outputs
50 MHz
120 MHz
QB outputs
QC outputs
50 MHz
100 MHz
120 MHz
240 MHz
Figure 4. Example Configuration
MPC9773
8
Advanced Clock Drivers Device Data
Freescale Semiconductor
PACKAGE DIMENSIONS
MPC9773
16
CASE 848D-03
ISSUE F
52-LEAD LQFP PACKAGE
PAGE 1 OF 3
Advanced Clock Drivers Device Data
Freescale Semiconductor
|
|||
页数 | 19 页 | ||
下载 | [ MPC9773.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
MPC9772 | 3.3V 1:12 LVCMOS PLL Clock Generator | IDT |
MPC9772 | 3.3V 1:12 LVCMOS PLL Clock Generator | Motorola Semiconductors |
MPC9773 | 3.3 V 1:12 LVCMOS PLL Clock Generator | Freescale Semiconductor |
MPC9774 | LVCMOS PLL CLOCK GENERATOR | Motorola Semiconductors |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |