|
|
零件编号 | PM070WL5 | ||
描述 | Display Module | ||
制造商 | Prime View | ||
LOGO | |||
1 Page
E Ink Holdings Inc.
Version: 0.1
PM070WL5
TECHNICAL SPECIFICATION
MODEL NO. : PM070WL5
The content of this information is subject to be changed without notice.
Please contact EIH or its agent for further information
Customer’s Confirmation
Customer
Date
By
EIH’s Confirmation
The information contained herein is the exclusive property of E Ink Holdings Inc., and shall not be distributed, reproduced,
or disclosed in whole or in part without prior written permission of E Ink Holdings Inc.
PAGE:1
E Ink Holdings Inc.
PM070WL5
Input terminal of
THC63LVDM63A
Graphic controller output signal
Output signal
symbol
Symbol No. Symbol
Function
TIN0 44
R0 Red pixel data (LSB)
TIN1 45
R1 Red pixel data
TIN2 47
R2 Red pixel data
Tout0-
TIN3 48
R3 Red pixel data
TIN4
1
R4 Red pixel data
Tout0+
TIN5
3
R5 Red pixel data(MSB)
TIN6
4
G0 Green pixel data (LSB)
TIN7
6
G1 Green pixel data
TIN8
7
G2 Green pixel data
TIN9
9
G3 Green pixel data
Tout1-
TIN10 10
G4 Green pixel data
TIN11 12
G5 Green pixel data(MSB)
Tout1+
TIN12 13
B0 Blue pixel data(LSB)
TIN13 15
B1 Blue pixel data
TIN14 16
B2 Blue pixel data
TIN15 18
B3 Blue pixel data
TIN16 19
B4 Blue pixel data
Tout2-
TIN17 20
B5 Blue pixel data(MSB)
TIN18 22 Hsync Horizontal Synchronous Signal
Tout2+
TIN19 23 Vsync Vertical Synchronous Signal
TIN20 25 DENB Compound Synchronization signal
CLK in 26
CLK Data sampling clock
TCLK out-
TCLK out+
To PM070WL5
interface terminal
(Symbol)
No.5 : IN0-
No.6 : IN0+
No.8 : IN1-
No.9 : IN1+
No.11 : IN2-
N0.12 : IN2+
No.14 : CLK -
No.15 : CLK+
DENB input signal.
If customer wanted to off the DENB mode , you must keep the DENB always High or
Low.
DENB
(tc: the period of sampling clock)
1056 tc
800 tc
The information contained herein is the exclusive property of E Ink Holdings Inc., and shall not be distributed, reproduced,
or disclosed in whole or in part without prior written permission of E Ink Holdings Inc.
PAGE:8
E Ink Holdings Inc.
a.4 HSYNC, VSYNC relationship
PM070WL5
a.5 VSYNC timing
DENB
a.6 DENB timing
Line 1
Line 480
Line 1
Line 2
The information contained herein is the exclusive property of E Ink Holdings Inc., and shall not be distributed, reproduced,
or disclosed in whole or in part without prior written permission of E Ink Holdings Inc.
PAGE:16
|
|||
页数 | 24 页 | ||
下载 | [ PM070WL5.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
PM070WL1 | Display Module | Prime View |
PM070WL2 | Display Module | Prime View |
PM070WL3 | Display Module | PRIME VIEW |
PM070WL4 | Display Module | PRIME VIEW |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |