|
|
零件编号 | A6259 | ||
描述 | 8-Bit Addressable DMOS Power Driver | ||
制造商 | Allegro | ||
LOGO | |||
1 Page
A6259
8-Bit Addressable DMOS Power Driver
Discontinued Product
These parts are no longer in production The device should not be
purchased for new design applications. Samples are no longer available.
Date of status change: April 30, 2007
Recommended Substitutions:
NOTE: For detailed information on purchasing options, contact your
local Allegro field applications engineer or sales representative.
Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan
for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The
information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no respon-
sibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.
6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER
TERMINAL DESCRIPTIONS
Terminal No. Terminal Name
Function
1 POWER GROUND Reference terminal for output voltage measurements (OUT0-3).
2 LOGIC SUPPLY (VDD) The logic supply voltage (typically 5 V).
3 S0 Binary-coded output-select input, least-significant bit.
4
OUT0
Current-sinking, open-drain DMOS output, address 000.
5
OUT1
Current-sinking, open-drain DMOS output, address 001.
6
OUT2
Current-sinking, open-drain DMOS output, address 010.
7
OUT3
Current-sinking, open-drain DMOS output, address 011.
8 S1 Binary-coded output-select input.
9 LOGIC GROUND Reference terminal for input voltage measurements.
10 POWER GROUND Reference terminal for output voltage measurements (OUT0-3).
11 POWER GROUND Reference terminal for output voltage measurements (OUT4-7).
12 S2 Binary-coded output-select input, most-significant bit.
13
ENABLE
Mode control input; see Function Table.
14
OUT4
Current-sinking, open-drain DMOS output, address 100.
15
OUT5
Current-sinking, open-drain DMOS output, address 101.
16
OUT6
Current-sinking, open-drain DMOS output, address 110.
17
OUT7
Current-sinking, open-drain DMOS output, address 111.
18
DATA
CMOS data input to the addressed output latch. When enabled, the
addressed output inverts the data input (DATA = HIGH, OUTPUT = LOW).
19
CLEAR
Mode control input; see Function Table.
20 POWER GROUND Reference terminal for output voltage measurements (OUT4-7).
NOTE — Grounds (terminals 1, 9, 10, 11, and 20) must be connected externally to a single point.
www.allegromicro.com
|
|||
页数 | 11 页 | ||
下载 | [ A6259.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
A6250 | LOW DROPOUT VOLTAGE REGULATOR | AiT Semiconductor |
A6250A | LOW DROPOUT VOLTAGE REGULATOR | AiT Semiconductor |
A6251 | LOW DROPOUT VOLTAGE REGULATOR | AiT Semiconductor |
A6252 | STR-A6252 | Allegro MicroSystems |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |