DataSheet8.cn


PDF ( 数据手册 , 数据表 ) KH25L3206E

零件编号 KH25L3206E
描述 32M-BIT [x 1 / x 2] CMOS SERIAL FLASH
制造商 macronix
LOGO macronix LOGO 


1 Page

No Preview Available !

KH25L3206E 数据手册, 描述, 功能
KH25L3206E
KH25L3206E DATASHEET
P/N: PM1867
REV. 1.2, NOV. 28, 2013
1







KH25L3206E pdf, 数据表
BLOCK DIAGRAM
SI/SIO0
SO/SIO1
CS#,
WP#,
HOLD#
SCLK
KH25L3206E
Address
Generator
Memory Array
Page Buffer
Data
Register
SRAM
Buffer
Mode
Logic
State
Machine
Y-Decoder
HV
Generator
Sense
Amplifier
Clock Generator
Output
Buffer
P/N: PM1867
REV. 1.2, NOV. 28, 2013
8







KH25L3206E equivalent, schematic
KH25L3206E
SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection
(WP#) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and
WP# pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no
longer accepted for execution and the SRWD bit and Block Protect bits (BP3-BP0) are read only.
Status Register
bit7
SRWD (status
register write
protect)
bit6
0
bit5
BP3
(level of
protected
block)
bit4
BP2
(level of
protected
block)
1=status
register write
disable
0
(note 1)
(note 1)
Non-volatile
bit
0
Non-volatile Non-volatile
bit bit
note 1: see the "Table 2. Protected Area Sizes".
bit3
BP1
(level of
protected
block)
(note 1)
Non-volatile
bit
bit2
BP0
(level of
protected
block)
(note 1)
Non-volatile
bit
bit1 bit0
WEL
WIP
(write enable (write in
latch) progress bit)
1=write
enable
0=not write
enable
1=write
operation
0=not in write
operation
volatile bit volatile bit
(4) Write Status Register (WRSR)
The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the
Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in ad-
vance. The WRSR instruction can change the value of Block Protect (BP3-BP0) bits to define the protected area of
memory (as shown in "Table 1. Memory Organization"). The WRSR also can set or reset the Status Register Write
Disable (SRWD) bit in accordance with Write Protection (WP#) pin signal. The WRSR instruction cannot be execut-
ed once the Hardware Protected Mode (HPM) is entered.
The sequence is shown as Figure 14.
The WRSR instruction has no effect on b6, b1, b0 of the status register.
The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write
in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1
during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL)
bit is reset.
P/N: PM1867
REV. 1.2, NOV. 28, 2013
16










页数 30 页
下载[ KH25L3206E.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
KH25L3206E32M-BIT [x 1 / x 2] CMOS SERIAL FLASHmacronix
macronix

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap