DataSheet8.cn


PDF ( 数据手册 , 数据表 ) SMB117A

零件编号 SMB117A
描述 Four-channel Programmable DC-DC System Power Managers
制造商 Summit
LOGO Summit LOGO 


1 Page

No Preview Available !

SMB117A 数据手册, 描述, 功能
SMB113A/B/SMB117/A
Preliminary Information
High-power, Four-channel Programmable DC-DC System Power Managers
FEATURES & APPLICATIONS
Digital programming of all major parameters via
I2C interface and non-volatile memory
Output voltage set point
Input/battery voltage monitoring
Output power-up/down sequencing
Digital soft-start and output slew rate
Dynamic voltage control of all outputs
UV/OV monitoring of all outputs
Enable/Disable outputs independently
User friendly Graphical User Interface (GUI)
Four synchronous step-down output channels
Integrated RESET monitor
+2.7V to +6.0V Input Range
Highly accurate output voltage: <1.5%
Factory programmable dead times
0% to 100% Duty Cycle operation
Undervoltage Lockout (UVLO) with hysteresis
250kHz (SMB117A), 400kHz (SMB117), 800kHz
(SMB113A), 1MHz (SMB113B) operating frequency
96 bytes of user configurable nonvolatile memory
Applications
Car & Marine Navigation Systems
Set-top Boxes
TVs
DDR Memory
Mobile Computing/PDAs
Office Equipment
DMB Systems
SIMPLIFIED APPLICATIONS DRAWING
INTRODUCTION
The SMB113A/B and SMB117/A are highly integrated and
flexible four-channel power managers designed for use in a
wide range of applications. The built-in digital programmability
allows system designers to custom tailor the device to suit
almost any multi-channel power supply application from digital
camcorders to set-top boxes. Complete with a user friendly
GUI, all programmable settings, including output voltages and
input/output voltage monitoring, can be customized with ease.
The SMB113A/B and SMB117/A integrate all the essential
blocks required to implement a complete four-channel power
subsystem consisting of four synchronous step-down “buck”
controllers. Additionally sophisticated power control/monitoring
functions required by complex systems are built-in. These
include digitally programmable output voltage set point, power-
up/down sequencing, enable/disable, dynamic voltage
management and UV/OV monitoring on all channels.
The integration of features and built-in flexibility of the
SMB113A/B and SMB117/A allows the system designer to
create a “platform solution” that can be easily modified via
software without major hardware changes. Combined with the
re-programmability of the SMB113A/B and SMB117/A, this
facilitates rapid design cycles and proliferation from a base
design to future product generations.
The SMB113A/B and SMB117/A are suited to a wide variety of
applications with an input range of +2.7V to +6.0V. Higher
input voltage operation can easily be implemented with a small
number of external components. Output voltages are
extremely accurate (<1.5%). Communication is accomplished
via the industry standard I2C bus. All user-programmed
settings are stored in non-volatile EEPROM of which 96 bytes
may be used as general-purpose memory. The devices are
offered in both the commercial and the industrial operating
temperature range. The package type is a lead-free, RoHS
compliant, 5x5 QFN-32.
+2.7V to +6.0V
or
Li-Ion
I2C/SMBus
Enable Input
Reset Input
RESET Output
(Power Good)
SMB113A/B
System
Control
and
Monitoring
4 Step-
Down
(Buck)
Channels
RESET
Monitor
+0.5V to Vin (Prog.) @ 1.5A/5A
CPU Core
+0.5V to Vin (Prog.) @ 1.5A/5A Memory, I/O
+0.5V to Vin (Prog.) @ 1.5A/5A
DSP/Codec
+0.5V to Vin (Prog.) @ 1.5A/5A
Analog/RF
+2.7V to +6.0V
or
Li-Ion
I2C/SMBus
Enable Input
Reset Input
RESET Output
(Power Good)
SMB117/A
System
Control
and
Monitoring
4 Step-
Down
(Buck)
Channels
RESET
Monitor
+0.5V to Vin (Prog.) @ 5A/10A
CPU Core
+0.5V to Vin (Prog.) @ 5A/10A
Memory, I/O
+0.5V to Vin (Prog.) @ 5A/10A
DSP/Codec
+0.5V to Vin (Prog.) @ 5A/10A
Analog/RF
Figure 1 – Applications schematic featuring the SMB113A/B/117/A programmable DC-DC controllers.
Note: This is an applications example only. Some pins, components and values are not shown.
© SUMMIT Microelectronics, Inc. 2007
757 N. Mary Avenue • Sunnyvale CA 94085
http://www.summitmicro.com/
2111 2.5 6/11/2010
Phone 408 523-1000 • FAX 408 523-1266
1







SMB117A pdf, 数据表
SMB113A/B/SMB117/A
Preliminary Information
PACKAGE AND PIN DESCRIPTION
Top View
SMB113A/B/SMB117/A
5mm x 5mm QFN-32
32 31 30 29 28 27 26 25
HSDRV_CH0 1
HEALTHY
(nRESET)
2
COMP1_CH0 3
COMP2_CH0 4
VM_CH0 5
SDA 6
SCL 7
LSDRV_CH1 8
GND
24 HVSUP3
23 LSDRV_CH3
22 VM_CH2
21 COMP1_CH2
20 COMP2_CH2
19 HSDRV_CH2
18 HVSUP2
17 LSDRV_CH2
9 10 11 12 13 14 15 16
Summit Microelectronics, Inc
2111 2.5 6/11/2010
8







SMB117A equivalent, schematic
APPLICATIONS INFORMATION
DEVICE OPERATION
POWER SUPPLY
There are five supply input pins on the SMB113A/B
and SMB117/A: four HVSUP pins and the VBATT pin.
Each supply must be powered from an input voltage
between 2.7-6.0 volts.
The HVSUP1 though HVSUP4 are used to power the
HSDRV (PMOS driver) and LSDRV (NMOS driver)
outputs. The rail-to-rail swing on the HSDRV and
LSDRV pins is equal to the associated HVSUP supply
voltage.
The VBATT pin is internally regulated to 2.5V. This
2.5V supply is then filtered on the VDD_CAP pin and
used to power all internal circuitry. The VBATT pin is
monitored by an Under-Voltage Lockout (UVLO)
circuit, which prevents the device from turning on
when the voltage at this node is less than the UVLO
threshold.
OUTPUT VOLTAGE
All output voltages on the SMB113A/B and SMB117/A
can be set via the non-volatile configuration registers.
Each of the four step-down output voltages on the
SMB113A/B and SMB117/A can be adjusted for 100%
duty cycle or 0% duty cycle operation.
When 100% duty cycle mode is selected, the output
voltage can be set up to the input voltage on the
device, while the minimum output voltage is limited to
the min duty cycle specification in the DC operating
characteristics section.
When the 0% duty cycle mode is selected, the
maximum duty cycle is limited to the max duty cycle
specification in the DC operating characteristics
section.
POWER-ON/OFF CONTROL
Sequencing can be initiated: automatically, by a
volatile I2C Power on command, or by asserting the
PWREN pin. When the PWREN pin is programmed to
initiate sequencing, it can be level or edge triggered.
The PWREN input has a programmable de-bounce
time of 100, 50, or 25ms. The de-bounce time can also
be disabled.
When configured as a push-button enable, PWREN
must be asserted longer than the de-bounce time
before sequencing can commence, and pulled low for
the same period to disable the channels.
ENABLE
Each output can be enabled and disable by an enable
signal. The enable signal is can be provided from
SMB113A/B/SMB117/A
Preliminary Information
either the PWREN pin or by the contents of the enable
register.
When enabling a channel from the enable register, the
register contents default state must be set so that the
output will be enabled or disabled following a POR
(power on reset). The default state is programmable.
CASCADE SEQUENCING
Each channel on the SMB113A/B and SMB117/A may
be placed in any one of 4 unique sequence positions,
as assigned by the configurable non-volatile register
contents. The SMB113A/B and SMB117/A navigate
between each sequence position using a feedback-
based cascade-sequencing circuit. Cascade
sequencing is the process in which each channel is
continually compared against a programmable
reference voltage until the voltage on the monitored
channel exceeds the reference voltage, at which point
an internal sequence position counter is incremented
and the next sequence position is entered. In the
event that a channels enable input is not asserted
when the channel is to be sequenced on, that
sequence position will be skipped and the channel in
the next sequence position will be enabled.
Figure 5 – Power on sequencing waveforms.
Time = 4ms/devision, Scale = 1V/devision
Ch 1 = 3.3V output (Yellow trace)
Ch 2 = 2.5V output (Blue trace)
Ch 3 = 1.8V output (Purple trace)
Ch 4 = 1.2V output (Green trace)
POWER ON/OFF DELAY
There is a programmable delay between when
channels in subsequent sequence positions are
enabled. The delay is programmable at 50, 25, 12.5
and 1.5ms intervals. This delay is programmable for
each of the four sequence positions.
Summit Microelectronics, Inc
2111 2.5 6/11/2010
16










页数 30 页
下载[ SMB117A.PDF 数据手册 ]


分享链接

Link :

推荐数据表

零件编号描述制造商
SMB117Four-channel Programmable DC-DC System Power ManagersSummit
Summit
SMB117AFour-channel Programmable DC-DC System Power ManagersSummit
Summit

零件编号描述制造商
STK15C88256-Kbit (32 K x 8) PowerStore nvSRAMCypress Semiconductor
Cypress Semiconductor
NJM4556DUAL HIGH CURRENT OPERATIONAL AMPLIFIERNew Japan Radio
New Japan Radio
EL1118-G5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLEREverlight
Everlight


DataSheet8.cn    |   2020   |  联系我们   |   搜索  |  Simemap