|
|
零件编号 | 74HCT4094 | ||
描述 | 8-stage shift-and-store bus register | ||
制造商 | NXP Semiconductors | ||
LOGO | |||
1 Page
74HC4094; 74HCT4094
8-stage shift-and-store bus register
Rev. 7 — 10 February 2016
Product data sheet
1. General description
The 74HC4094; 74HCT4094 is an 8-bit serial-in/serial or parallel-out shift register with a
storage register and 3-state outputs. Both the shift and storage register have separate
clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to
enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is
available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when
clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW
transition of the CP input to allow cascading when clock edges are slow. The data in the
shift register is transferred to the storage register when the STR input is HIGH. Data in the
storage register appears at the outputs whenever the output enable input (OE) is HIGH. A
LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the
OE input does not affect the state of the registers. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
VCC.
2. Features and benefits
Complies with JEDEC standard JESD7A
Input levels:
For 74HC4094: CMOS level
For 74HCT4094: TTL level
Low-power dissipation
ESD protection:
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V
Specified from 40 C to +85 C and from 40 C to +125 C
3. Applications
Serial-to-parallel data conversion
Remote control holding register
NXP Semiconductors
74HC4094; 74HCT4094
8-stage shift-and-store bus register
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
25 C
40 C to +85 C 40 C to +125 C Unit
Min Typ Max Min Max Min
Max
II input leakage VI = VCC or GND;
current
VCC = 5.5 V
- - 0.1 -
1.0
-
1.0 A
IOZ OFF-state VI = VIH or VIL;
output current VO = VCC or GND;
VCC = 5.5 V
- - 0.5 - 5.0 -
10 A
ICC
supply current VI = VCC or GND; IO = 0 A;
-
- 8.0
-
80
-
160 A
VCC = 5.5 V
ICC
additional
supply current
VI = VCC 2.1 V;
other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V;
IO = 0 A
per input pin; STR input
- 100 360
-
450
-
490 A
per input pin; OE input
- 150 540
-
675
-
735 A
per input pin; CP input
- 150 540
-
675
-
735 A
per input pin; D input
- 40 144
-
180
-
196 A
CI input
capacitance
- 3.5 -
pF
74HC_HCT4094
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 7 — 10 February 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
8 of 22
NXP Semiconductors
74HC4094; 74HCT4094
8-stage shift-and-store bus register
13. Package outline
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
\
=
'
SLQLQGH[
H
( $
;
F
+(
Y 0 $
$
$
ES
Z 0
4
$
$
/S
/
GHWDLO;
ș
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F ' ( H
+(
/
/S
4
Y
PP
LQFKHV
Z \ =
ș
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
,(&
(
5()(5(1&(6
-('(&
-(,7$
06
(8523($1
352-(&7,21
,668('$7(
Fig 13. Package outline SOT109-1 (SO16)
74HC_HCT4094
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 7 — 10 February 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
16 of 22
|
|||
页数 | 22 页 | ||
下载 | [ 74HCT4094.PDF 数据手册 ] |
零件编号 | 描述 | 制造商 |
74HCT4094 | 8-stage shift-and-store bus register | Philips |
74HCT4094 | 8-stage shift-and-store bus register | NXP Semiconductors |
零件编号 | 描述 | 制造商 |
STK15C88 | 256-Kbit (32 K x 8) PowerStore nvSRAM | Cypress Semiconductor |
NJM4556 | DUAL HIGH CURRENT OPERATIONAL AMPLIFIER | New Japan Radio |
EL1118-G | 5 PIN LONG CREEPAGE SOP PHOTOTRANSISTOR PHOTOCOUPLER | Everlight |
DataSheet8.cn | 2020 | 联系我们 | 搜索 | Simemap |